@@ -678,9 +678,6 @@ static int mes_v12_0_misc_op(struct amdgpu_mes *mes,
678
678
679
679
static int mes_v12_0_set_hw_resources_1 (struct amdgpu_mes * mes , int pipe )
680
680
{
681
- unsigned int alloc_size = AMDGPU_GPU_PAGE_SIZE ;
682
- int ret = 0 ;
683
- struct amdgpu_device * adev = mes -> adev ;
684
681
union MESAPI_SET_HW_RESOURCES_1 mes_set_hw_res_1_pkt ;
685
682
686
683
memset (& mes_set_hw_res_1_pkt , 0 , sizeof (mes_set_hw_res_1_pkt ));
@@ -689,17 +686,6 @@ static int mes_v12_0_set_hw_resources_1(struct amdgpu_mes *mes, int pipe)
689
686
mes_set_hw_res_1_pkt .header .opcode = MES_SCH_API_SET_HW_RSRC_1 ;
690
687
mes_set_hw_res_1_pkt .header .dwsize = API_FRAME_SIZE_IN_DWORDS ;
691
688
mes_set_hw_res_1_pkt .mes_kiq_unmap_timeout = 0xa ;
692
-
693
- ret = amdgpu_bo_create_kernel (adev , alloc_size , PAGE_SIZE ,
694
- AMDGPU_GEM_DOMAIN_VRAM ,
695
- & mes -> resource_1 ,
696
- & mes -> resource_1_gpu_addr ,
697
- & mes -> resource_1_addr );
698
- if (ret ) {
699
- dev_err (adev -> dev , "(%d) failed to create mes resource_1 bo\n" , ret );
700
- return ret ;
701
- }
702
-
703
689
mes_set_hw_res_1_pkt .cleaner_shader_fence_mc_addr =
704
690
mes -> resource_1_gpu_addr ;
705
691
@@ -1541,6 +1527,18 @@ static int mes_v12_0_sw_init(struct amdgpu_ip_block *ip_block)
1541
1527
return r ;
1542
1528
}
1543
1529
1530
+ if (adev -> enable_uni_mes ) {
1531
+ r = amdgpu_bo_create_kernel (adev , AMDGPU_GPU_PAGE_SIZE , PAGE_SIZE ,
1532
+ AMDGPU_GEM_DOMAIN_VRAM ,
1533
+ & adev -> mes .resource_1 ,
1534
+ & adev -> mes .resource_1_gpu_addr ,
1535
+ & adev -> mes .resource_1_addr );
1536
+ if (r ) {
1537
+ dev_err (adev -> dev , "(%d) failed to create mes resource_1 bo\n" , r );
1538
+ return r ;
1539
+ }
1540
+ }
1541
+
1544
1542
return 0 ;
1545
1543
}
1546
1544
@@ -1549,6 +1547,11 @@ static int mes_v12_0_sw_fini(struct amdgpu_ip_block *ip_block)
1549
1547
struct amdgpu_device * adev = ip_block -> adev ;
1550
1548
int pipe ;
1551
1549
1550
+ if (adev -> enable_uni_mes )
1551
+ amdgpu_bo_free_kernel (& adev -> mes .resource_1 ,
1552
+ & adev -> mes .resource_1_gpu_addr ,
1553
+ & adev -> mes .resource_1_addr );
1554
+
1552
1555
for (pipe = 0 ; pipe < AMDGPU_MAX_MES_PIPES ; pipe ++ ) {
1553
1556
kfree (adev -> mes .mqd_backup [pipe ]);
1554
1557
@@ -1777,12 +1780,6 @@ static int mes_v12_0_hw_init(struct amdgpu_ip_block *ip_block)
1777
1780
1778
1781
static int mes_v12_0_hw_fini (struct amdgpu_ip_block * ip_block )
1779
1782
{
1780
- struct amdgpu_device * adev = ip_block -> adev ;
1781
-
1782
- if (adev -> enable_uni_mes )
1783
- amdgpu_bo_free_kernel (& adev -> mes .resource_1 ,
1784
- & adev -> mes .resource_1_gpu_addr ,
1785
- & adev -> mes .resource_1_addr );
1786
1783
return 0 ;
1787
1784
}
1788
1785
0 commit comments