We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 4cece76 commit f5ca0d5Copy full SHA for f5ca0d5
drivers/edac/amd64_edac.h
@@ -345,7 +345,6 @@ struct amd64_pvt {
345
u32 dchr1; /* DRAM Configuration High DCT1 reg */
346
u32 nbcap; /* North Bridge Capabilities */
347
u32 nbcfg; /* F10 North Bridge Configuration */
348
- u32 ext_nbcfg; /* Extended F10 North Bridge Configuration */
349
u32 dhar; /* DRAM Hoist reg */
350
u32 dbam0; /* DRAM Base Address Mapping reg for DCT0 */
351
u32 dbam1; /* DRAM Base Address Mapping reg for DCT1 */
0 commit comments