Skip to content

Commit f72ce14

Browse files
toreamunanguy11
authored andcommitted
ixgbe: Correct BASE-BX10 compliance code
SFF-8472 (section 5.4 Transceiver Compliance Codes) defines bit 6 as BASE-BX10. Bit 6 means a value of 0x40 (decimal 64). The current value in the source code is 0x64, which appears to be a mix-up of hex and decimal values. A value of 0x64 (binary 01100100) incorrectly sets bit 2 (1000BASE-CX) and bit 5 (100BASE-FX) as well. Fixes: 1b43e0d ("ixgbe: Add 1000BASE-BX support") Signed-off-by: Tore Amundsen <[email protected]> Reviewed-by: Paul Menzel <[email protected]> Acked-by: Ernesto Castellotti <[email protected]> Tested-by: Pucha Himasekhar Reddy <[email protected]> (A Contingent worker at Intel) Signed-off-by: Tony Nguyen <[email protected]>
1 parent 15915b4 commit f72ce14

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

drivers/net/ethernet/intel/ixgbe/ixgbe_phy.h

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -40,7 +40,7 @@
4040
#define IXGBE_SFF_1GBASESX_CAPABLE 0x1
4141
#define IXGBE_SFF_1GBASELX_CAPABLE 0x2
4242
#define IXGBE_SFF_1GBASET_CAPABLE 0x8
43-
#define IXGBE_SFF_BASEBX10_CAPABLE 0x64
43+
#define IXGBE_SFF_BASEBX10_CAPABLE 0x40
4444
#define IXGBE_SFF_10GBASESR_CAPABLE 0x10
4545
#define IXGBE_SFF_10GBASELR_CAPABLE 0x20
4646
#define IXGBE_SFF_SOFT_RS_SELECT_MASK 0x8

0 commit comments

Comments
 (0)