Skip to content

Commit fd79882

Browse files
committed
Merge tag 'pci-v6.1-fixes-2' of git://git.kernel.org/pub/scm/linux/kernel/git/helgaas/pci
Pull pci fixes from Bjorn Helgaas: - Revert a simplification that broke pci-tegra due to a masking error - Update MAINTAINERS for Kishon's email address change and TI DRA7XX/J721E maintainer change * tag 'pci-v6.1-fixes-2' of git://git.kernel.org/pub/scm/linux/kernel/git/helgaas/pci: MAINTAINERS: Update Kishon's email address in PCI endpoint subsystem MAINTAINERS: Add Vignesh Raghavendra as maintainer of TI DRA7XX/J721E PCI driver Revert "PCI: tegra: Use PCI_CONF1_EXT_ADDRESS() macro"
2 parents 3272eb1 + e6aa4ed commit fd79882

File tree

2 files changed

+10
-5
lines changed

2 files changed

+10
-5
lines changed

MAINTAINERS

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -15849,7 +15849,7 @@ F: Documentation/devicetree/bindings/pci/snps,dw-pcie-ep.yaml
1584915849
F: drivers/pci/controller/dwc/*designware*
1585015850

1585115851
PCI DRIVER FOR TI DRA7XX/J721E
15852-
M: Kishon Vijay Abraham I <kishon@ti.com>
15852+
M: Vignesh Raghavendra <vigneshr@ti.com>
1585315853
1585415854
1585515855
L: [email protected] (moderated for non-subscribers)
@@ -15866,10 +15866,10 @@ F: Documentation/devicetree/bindings/pci/v3-v360epc-pci.txt
1586615866
F: drivers/pci/controller/pci-v3-semi.c
1586715867

1586815868
PCI ENDPOINT SUBSYSTEM
15869-
M: Kishon Vijay Abraham I <[email protected]>
1587015869
M: Lorenzo Pieralisi <[email protected]>
1587115870
R: Krzysztof Wilczyński <[email protected]>
1587215871
R: Manivannan Sadhasivam <[email protected]>
15872+
R: Kishon Vijay Abraham I <[email protected]>
1587315873
1587415874
S: Supported
1587515875
Q: https://patchwork.kernel.org/project/linux-pci/list/

drivers/pci/controller/pci-tegra.c

Lines changed: 8 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -415,6 +415,13 @@ static inline u32 pads_readl(struct tegra_pcie *pcie, unsigned long offset)
415415
* address (access to which generates correct config transaction) falls in
416416
* this 4 KiB region.
417417
*/
418+
static unsigned int tegra_pcie_conf_offset(u8 bus, unsigned int devfn,
419+
unsigned int where)
420+
{
421+
return ((where & 0xf00) << 16) | (bus << 16) | (PCI_SLOT(devfn) << 11) |
422+
(PCI_FUNC(devfn) << 8) | (where & 0xff);
423+
}
424+
418425
static void __iomem *tegra_pcie_map_bus(struct pci_bus *bus,
419426
unsigned int devfn,
420427
int where)
@@ -436,9 +443,7 @@ static void __iomem *tegra_pcie_map_bus(struct pci_bus *bus,
436443
unsigned int offset;
437444
u32 base;
438445

439-
offset = PCI_CONF1_EXT_ADDRESS(bus->number, PCI_SLOT(devfn),
440-
PCI_FUNC(devfn), where) &
441-
~PCI_CONF1_ENABLE;
446+
offset = tegra_pcie_conf_offset(bus->number, devfn, where);
442447

443448
/* move 4 KiB window to offset within the FPCI region */
444449
base = 0xfe100000 + ((offset & ~(SZ_4K - 1)) >> 8);

0 commit comments

Comments
 (0)