Skip to content

Commit fef3f92

Browse files
dmertmananguy11
authored andcommitted
ice: Fix DSCP PFC TLV creation
When creating the TLV to send to the FW for configuring DSCP mode PFC,the PFCENABLE field was being masked with a 4 bit mask (0xF), but this is an 8 bit bitmask for enabled classes for PFC. This means that traffic classes 4-7 could not be enabled for PFC. Remove the mask completely, as it is not necessary, as we are assigning 8 bits to an 8 bit field. Fixes: 2a87bd7 ("ice: Add DSCP support") Signed-off-by: Dave Ertman <[email protected]> Signed-off-by: Karen Ostrowska <[email protected]> Tested-by: Gurucharan G <[email protected]> (A Contingent worker at Intel) Signed-off-by: Tony Nguyen <[email protected]>
1 parent 382e363 commit fef3f92

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

drivers/net/ethernet/intel/ice/ice_dcb.c

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1411,7 +1411,7 @@ ice_add_dscp_pfc_tlv(struct ice_lldp_org_tlv *tlv, struct ice_dcbx_cfg *dcbcfg)
14111411
tlv->ouisubtype = htonl(ouisubtype);
14121412

14131413
buf[0] = dcbcfg->pfc.pfccap & 0xF;
1414-
buf[1] = dcbcfg->pfc.pfcena & 0xF;
1414+
buf[1] = dcbcfg->pfc.pfcena;
14151415
}
14161416

14171417
/**

0 commit comments

Comments
 (0)