Skip to content

Commit ffd4e73

Browse files
Lakshmi-Sowjanyalinusw
authored andcommitted
pinctrl: Add Intel Keem Bay pinctrl driver
About Intel Keem Bay: ------------------- Intel Keem Bay is a computer vision AI accelerator SoC based on ARM CPU. Documentation of Keem Bay: Documentation/vpu/vpu-stack-overview.rst. Pinctrl IP: ---------- The SoC has a customised pinmux controller IP which controls pin multiplexing and configuration. Keem Bay pinctrl IP is not based on and have nothing in common with the existing pinctrl drivers. The registers used are incompatible with the existing drivers, so it requires a new driver. Add pinctrl driver to enable pin control support in the Intel Keem Bay SoC. Co-developed-by: Vineetha G. Jaya Kumaran <[email protected]> Signed-off-by: Vineetha G. Jaya Kumaran <[email protected]> Co-developed-by: Vijayakannan Ayyathurai <[email protected]> Signed-off-by: Vijayakannan Ayyathurai <[email protected]> Signed-off-by: Lakshmi Sowjanya D <[email protected]> Reviewed-by: Mark Gross <[email protected]> Reviewed-by: Linus Walleij <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Linus Walleij <[email protected]>
1 parent d208389 commit ffd4e73

File tree

3 files changed

+1751
-0
lines changed

3 files changed

+1751
-0
lines changed

drivers/pinctrl/Kconfig

Lines changed: 19 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -407,6 +407,25 @@ config PINCTRL_K210
407407
Add support for the Canaan Kendryte K210 RISC-V SOC Field
408408
Programmable IO Array (FPIOA) controller.
409409

410+
config PINCTRL_KEEMBAY
411+
tristate "Pinctrl driver for Intel Keem Bay SoC"
412+
depends on ARCH_KEEMBAY || (ARM64 && COMPILE_TEST)
413+
depends on HAS_IOMEM
414+
select PINMUX
415+
select PINCONF
416+
select GENERIC_PINCONF
417+
select GENERIC_PINCTRL_GROUPS
418+
select GENERIC_PINMUX_FUNCTIONS
419+
select GPIOLIB
420+
select GPIOLIB_IRQCHIP
421+
select GPIO_GENERIC
422+
help
423+
This selects pin control driver for the Intel Keembay SoC.
424+
It provides pin config functions such as pullup, pulldown,
425+
interrupt, drive strength, sec lock, schmitt trigger, slew
426+
rate control and direction control. This module will be
427+
called as pinctrl-keembay.
428+
410429
source "drivers/pinctrl/actions/Kconfig"
411430
source "drivers/pinctrl/aspeed/Kconfig"
412431
source "drivers/pinctrl/bcm/Kconfig"

drivers/pinctrl/Makefile

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -47,6 +47,7 @@ obj-$(CONFIG_PINCTRL_OCELOT) += pinctrl-ocelot.o
4747
obj-$(CONFIG_PINCTRL_MICROCHIP_SGPIO) += pinctrl-microchip-sgpio.o
4848
obj-$(CONFIG_PINCTRL_EQUILIBRIUM) += pinctrl-equilibrium.o
4949
obj-$(CONFIG_PINCTRL_K210) += pinctrl-k210.o
50+
obj-$(CONFIG_PINCTRL_KEEMBAY) += pinctrl-keembay.o
5051

5152
obj-y += actions/
5253
obj-$(CONFIG_ARCH_ASPEED) += aspeed/

0 commit comments

Comments
 (0)