Skip to content
This repository was archived by the owner on Feb 3, 2020. It is now read-only.

Commit 4af0068

Browse files
fixup! fix:armv7m interrupt return 1.move interrupt exit one DBT round in advance 2.when nvic update insert interrupt into cpu via arm_cpu_set_irq 3.only invoke interrupt when the sregs have been synced between kvm env and tcg env 4.only invoke interrupt when the prioity of current interrupt is lower than ready one
1 parent 8835816 commit 4af0068

File tree

1 file changed

+0
-2
lines changed

1 file changed

+0
-2
lines changed

src/target-arm/translate.c

Lines changed: 0 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -10456,8 +10456,6 @@ static inline void gen_intermediate_code_internal(CPUARMState *env, TranslationB
1045610456
tcg_gen_insn_start(dc->pc, (dc->condexec_cond << 4) | (dc->condexec_mask >> 1), 0);
1045710457
if (dc->thumb) {
1045810458
disas_thumb_insn(env, dc);
10459-
if (dc->is_jmp == DISAS_UPDATE)
10460-
break;
1046110459
if (dc->condexec_mask) {
1046210460
dc->condexec_cond = (dc->condexec_cond & 0xe) | ((dc->condexec_mask >> 4) & 1);
1046310461
dc->condexec_mask = (dc->condexec_mask << 1) & 0x1f;

0 commit comments

Comments
 (0)