Skip to content

Commit 1f974c5

Browse files
Christophe RoullierADESTM
authored andcommitted
net: stmmac: increase delay of SWR for specific PHY with lots of latency
During suspend/resume sequence, in resume we performed software reset (SWR). Just before SWR we performed phy_start, and sometimes phy is not completely start when we perform it. Need to increase delay of SWR sequence to be sure that phy start is complete. Signed-off-by: Christophe Roullier <christophe.roullier@st.com> Change-Id: I756065bc875bacc7e3900e218b6deacc5c3448da Reviewed-on: https://gerrit.st.com/c/mpu/oe/st/linux-stm32/+/142222 Reviewed-by: CITOOLS <smet-aci-reviews@lists.codex.cro.st.com> Reviewed-by: CIBUILD <smet-aci-builds@lists.codex.cro.st.com> Reviewed-by: Alexandre TORGUE <alexandre.torgue@st.com>
1 parent ee1da69 commit 1f974c5

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

drivers/net/ethernet/stmicro/stmmac/dwmac4_lib.c

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -22,7 +22,7 @@ int dwmac4_dma_reset(void __iomem *ioaddr)
2222
/* DMA SW reset */
2323
value |= DMA_BUS_MODE_SFT_RESET;
2424
writel(value, ioaddr + DMA_BUS_MODE);
25-
limit = 10;
25+
limit = 100;
2626
while (limit--) {
2727
if (!(readl(ioaddr + DMA_BUS_MODE) & DMA_BUS_MODE_SFT_RESET))
2828
break;

0 commit comments

Comments
 (0)