Skip to content

Commit 38a7d7f

Browse files
committed
Default time domain is Continuous time
1 parent 21b4c32 commit 38a7d7f

File tree

1 file changed

+6
-1
lines changed

1 file changed

+6
-1
lines changed

src/systems/clock_inference.jl

Lines changed: 6 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -48,7 +48,12 @@ function infer_clocks!(ci::ClockInference)
4848
for c′ in cc
4949
c = BitSet(c′)
5050
idxs = intersect(c, inferred)
51-
isempty(idxs) && continue
51+
if isempty(idxs)
52+
for v in c′
53+
var_domain[v] = Continuous()
54+
end
55+
continue
56+
end
5257
if !allequal(var_domain[i] for i in idxs)
5358
display(fullvars[c′])
5459
throw(ClockInferenceException("Clocks are not consistent in connected component $(fullvars[c′])"))

0 commit comments

Comments
 (0)