Skip to content

Commit 9814cce

Browse files
committed
Add test and format
1 parent 989e860 commit 9814cce

File tree

2 files changed

+5
-1
lines changed

2 files changed

+5
-1
lines changed

src/systems/abstractsystem.jl

Lines changed: 3 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -163,7 +163,9 @@ independent_variables(sys::AbstractTimeIndependentSystem) = []
163163
independent_variables(sys::AbstractMultivariateSystem) = getfield(sys, :ivs)
164164

165165
iscomplete(sys::AbstractSystem) = isdefined(sys, :complete) && getfield(sys, :complete)
166-
complete(sys::AbstractSystem) = isdefined(sys, :complete) ? (@set! sys.complete = true) : sys
166+
function complete(sys::AbstractSystem)
167+
isdefined(sys, :complete) ? (@set! sys.complete = true) : sys
168+
end
167169

168170
for prop in [:eqs
169171
:noiseeqs

test/components.jl

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -32,6 +32,8 @@ end
3232

3333
include("../examples/rc_model.jl")
3434

35+
completed_rc_model = complete(rc_model)
36+
@test isequal(completed_rc_model.resistor.n.i, resistor.n.i)
3537
@test ModelingToolkit.n_extra_equations(capacitor) == 2
3638
@test length(equations(structural_simplify(rc_model, allow_parameter = false))) == 2
3739
sys = structural_simplify(rc_model)

0 commit comments

Comments
 (0)