Skip to content

Commit be60fe1

Browse files
format
1 parent dc8728c commit be60fe1

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

src/systems/diffeqs/abstractodesystem.jl

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -902,10 +902,10 @@ function process_DEProblem(constructor, sys::AbstractODESystem, u0map, parammap;
902902
end
903903
# TODO: make it work with clocks
904904
# ModelingToolkit.get_tearing_state(sys) !== nothing => Requires structural_simplify first
905-
if sys isa ODESystem && build_initializeprob && (implicit_dae || !isempty(missingvars)) &&
905+
if sys isa ODESystem && build_initializeprob &&
906+
(implicit_dae || !isempty(missingvars)) &&
906907
all(isequal(Continuous()), ci.var_domain) &&
907908
ModelingToolkit.get_tearing_state(sys) !== nothing
908-
909909
if eltype(u0map) <: Number
910910
u0map = unknowns(sys) .=> u0map
911911
end

0 commit comments

Comments
 (0)