GCR_RST1.cpu1 is marked read-only #11
Description
User guide (page 92) and SVD list GCR_RST.cpu1 as read-only, but this doesn't make sense since its only purpose is to reset the RISC-V core by writing a 1. The user guide also says to write a 1 to that bit to trigger a reset.