Skip to content

Commit 4d2a1d8

Browse files
StaticRocketStaticRocket
committed
style: use isonum standard symbols for micro
Use isonum standard symbol definitions for the micro symbol. Signed-off-by: Randolph Sapp <[email protected]>
1 parent 56bf191 commit 4d2a1d8

File tree

6 files changed

+35
-28
lines changed

6 files changed

+35
-28
lines changed

‎source/common/EVM_Hardware_Setup/_AM572x_GP_EVM_Hardware_Setup.rst‎

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -34,7 +34,7 @@ and dual ARM Cortex-M4 cores.
3434

3535
**Other components:**
3636

37-
- µSD card with Linux SDK
37+
- |micro|\ SD card with Linux SDK
3838
- USB-to-serial debug cable
3939
- HDMI cable for optional external display
4040
- LCD brackets

‎source/common/EVM_Hardware_Setup/_TMDXIDK5728_Hardware_Setup.rst‎

Lines changed: 23 additions & 23 deletions
Original file line numberDiff line numberDiff line change
@@ -35,29 +35,29 @@ designed to help you through the initial setup of the EVM.
3535

3636
|
3737
38-
+--------------------------------------------------------------------------+
39-
| **1. Once you have received the TI-RTOS or Linux™ software from your TI |
40-
| representative, create a bootable µSD card (using the included blank |
41-
| µSD) and insert it into the EVM** |
42-
+--------------------------------------------------------------------------+
43-
| .. raw:: html |
44-
| |
45-
| <div class="thumb tleft"> |
46-
| |
47-
| .. raw:: html |
48-
| |
49-
| <div class="thumbinner" style="width:227px;"> |
50-
| |
51-
| .. raw:: html |
52-
| |
53-
| <div class="thumbcaption"> |
54-
| |
55-
| .. raw:: html |
56-
| |
57-
| <div class="magnify"> |
58-
| |
59-
| .. Image:: /images/IDK_uSD.png |
60-
+--------------------------------------------------------------------------+
38+
+------------------------------------------------------------------------------+
39+
| **1. Once you have received the TI-RTOS or Linux™ software from your TI |
40+
| representative, create a bootable |micro|\ SD card (using the included blank |
41+
| |micro|\ SD) and insert it into the EVM** |
42+
+------------------------------------------------------------------------------+
43+
| .. raw:: html |
44+
| |
45+
| <div class="thumb tleft"> |
46+
| |
47+
| .. raw:: html |
48+
| |
49+
| <div class="thumbinner" style="width:227px;"> |
50+
| |
51+
| .. raw:: html |
52+
| |
53+
| <div class="thumbcaption"> |
54+
| |
55+
| .. raw:: html |
56+
| |
57+
| <div class="magnify"> |
58+
| |
59+
| .. Image:: /images/IDK_uSD.png |
60+
+------------------------------------------------------------------------------+
6161

6262
+--------------------------------------------------------------------------+
6363
| **2. Connect the power cable to the power jack on the board and plug in |

‎source/linux/Industrial_Protocols/_SORTE.rst‎

Lines changed: 3 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,5 @@
1+
.. include:: <isonum.txt>
2+
13
**********************************
24
SORTE
35
**********************************
@@ -9,7 +11,7 @@ Overview
911

1012
The Simple Open Real-time Ethernet protocol (SORTE) is a
1113
TI-developed industrial Ethernet protocol that
12-
supports 4-µs cycle time. The SORTE protocol operates exclusively on
14+
supports 4-\ |micro|\ s cycle time. The SORTE protocol operates exclusively on
1315
TI's PRU-ICSS (Programmable Real-Time Unit Subsystem and Industrial
1416
Communication SubSystem), and therefore, the ARM Cortex-A8, A9 or A15 processors
1517
(depending on the device family) are available for industrial applications.

‎source/rtos/PDK_Platform_Software/Device_Drivers/_TSIP.rst‎

Lines changed: 3 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,5 @@
1+
.. include:: <isonum.txt>
2+
13
.. http://processors.wiki.ti.com/index.php/Processor_SDK_RTOS_TSIP
24
35
Overview
@@ -18,7 +20,7 @@ serial clocks as redundant sources for all transmit and receive data
1820
signals, or one frame sync and serial clock for transmit and the second
1921
frame sync and clock for receive. The standard serial data rate for each
2022
TSIP transmit and receive data signal is 8.192 Mbps. The standard frame
21-
sync is a one or more bit wide pulse that occurs once every 125 µs or a
23+
sync is a one or more bit wide pulse that occurs once every 125 |micro|\ s or a
2224
minimum of one serial clock period every 1024 serial clocks.
2325

2426
At the standard rate and default configuration there are eight transmit

‎source/rtos/PDK_Platform_Software/PRU_ICSS_Drivers/_IOLINK_FIRMWARE.rst‎

Lines changed: 3 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,5 @@
1+
.. include:: <isonum.txt>
2+
13
.. http://ap-fpdsp-swapps.dal.design.ti.com/index.php/Processor_SDK_RTOS_IOLINK_FIRMWARE
24
35
Introduction
@@ -28,7 +30,7 @@ Following are high-level IOLINK FW features:
2830
+-----------------------------------+-----------------------------------+
2931
| Baud Rate | COM1/COM2/COM3 |
3032
+-----------------------------------+-----------------------------------+
31-
| Minumum Cycle Time | 400 µs |
33+
| Minumum Cycle Time | 400 |micro|\ s |
3234
+-----------------------------------+-----------------------------------+
3335
| Maximum Cycle Time | 132 ms |
3436
+-----------------------------------+-----------------------------------+

‎source/rtos/PDK_Platform_Software/PRU_ICSS_Drivers/_PRU_ICSS_SORTE.rst‎

Lines changed: 2 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,4 @@
1+
.. include:: <isonum.txt>
12

23
Introduction
34
============
@@ -18,7 +19,7 @@ Protocol Overview
1819
=================
1920

2021
The SORTE protocol is a TI-developed industrial Ethernet protocol that
21-
supports 4-µs cycle time. The SORTE protocol operates on the PRU-ICSS,
22+
supports 4-\ |micro|\ s cycle time. The SORTE protocol operates on the PRU-ICSS,
2223
which is an industrial peripheral within Sitara and KeyStone processors
2324
from Texas Instruments. SORTE protocol operates exclusively on the
2425
PRU-ICSS; therefore, the ARM Cortex-A8, A9 or A15 processors – depending

0 commit comments

Comments
 (0)