-
Notifications
You must be signed in to change notification settings - Fork 0
Expand file tree
/
Copy pathShiftRegs.bsv
More file actions
164 lines (135 loc) · 5.07 KB
/
ShiftRegs.bsv
File metadata and controls
164 lines (135 loc) · 5.07 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
//----------------------------------------------------------------------//
// The MIT License
//
// Copyright (c) 2007 Alfred Man Cheuk Ng, mcn02@mit.edu
//
// Permission is hereby granted, free of charge, to any person
// obtaining a copy of this software and associated documentation
// files (the "Software"), to deal in the Software without
// restriction, including without limitation the rights to use,
// copy, modify, merge, publish, distribute, sublicense, and/or sell
// copies of the Software, and to permit persons to whom the
// Software is furnished to do so, subject to the following conditions:
//
// The above copyright notice and this permission notice shall be
// included in all copies or substantial portions of the Software.
//
// THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
// EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
// OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
// NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
// HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
// WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
// FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
// OTHER DEALINGS IN THE SOFTWARE.
//----------------------------------------------------------------------//
import Vector::*;
interface ShiftRegs#(numeric type size, type data_t);
method Action enq(data_t x); // put the element at the last position of the queue
method data_t first(); // get the first element of the queue
method Action clear(); // clear all elements in the queue
method Vector#(size, data_t) getVector(); // return a snapshot of the queue
endinterface
// shift reg approach
module mkShiftRegs (ShiftRegs#(size,data_t))
provisos (Bits#(data_t,data_w));
// states
Vector#(size, Reg#(data_t)) vRegs <- Vector::replicateM(mkReg(unpack(0)));
// constants
let maxIndex = valueOf(size) - 1;
method Action enq(x);
begin
(vRegs[maxIndex])._write(x);
for (Integer i = 0; i < maxIndex; i = i + 1)
(vRegs[fromInteger(i)])._write((vRegs[fromInteger(i)+1])._read);
end
endmethod
method data_t first();
begin
return (vRegs[0])._read;
end
endmethod
method Action clear();
begin
for (Integer i = 0; i <= maxIndex; i = i + 1)
(vRegs[fromInteger(i)])._write(unpack(0));
end
endmethod
method Vector#(size, data_t) getVector();
begin
Vector#(size, data_t) resultV = newVector();
for (Integer i = 0; i <= maxIndex; i = i + 1)
resultV[fromInteger(i)] = (vRegs[fromInteger(i)])._read(); // oldest element come first
return resultV;
end
endmethod
endmodule // mkDelay
// circular pointer approach, note that getVector doesn't work correctly in this design
module mkCirShiftRegs (ShiftRegs#(size,data_t))
provisos (Bits#(data_t,data_w),
Log#(size, index_w));
// states
Vector#(size, Reg#(data_t)) vRegs <- Vector::replicateM(mkReg(unpack(0)));
Reg#(Bit#(index_w)) nextToWrite <- mkReg(?);
// constants
Integer maxIndex = valueOf(size) - 1;
Bit#(index_w) maxIdx = fromInteger(maxIndex);
Bit#(index_w) nextToRead = nextToWrite;
// functions
function Bit#(index_w) incr (Bit#(index_w) n);
let result = (n == maxIdx) ? 0 : n + 1;
return result;
endfunction // Bit
method Action enq(x);
(vRegs[nextToWrite])._write(x);
nextToWrite <= incr(nextToWrite);
endmethod
method data_t first();
return (vRegs[nextToRead])._read;
endmethod
method Action clear();
for (Integer i = 0; i <= maxIndex; i = i + 1)
(vRegs[fromInteger(i)])._write(unpack(0));
endmethod
method Vector#(size, data_t) getVector();
Vector#(size, data_t) outVec = newVector;
Bit#(index_w) idx = nextToWrite;
for (Integer i = 0; i <= maxIndex; i = i + 1)
begin
outVec[i] = (vRegs[idx])._read;
idx = incr(idx);
end
return outVec;
endmethod
endmodule // mkDelay
// circular pointer approach, note that getVector doesn't work correctly in this design
module mkCirShiftRegsNoGetVec (ShiftRegs#(size,data_t))
provisos (Bits#(data_t,data_w),
Log#(size, index_w));
// states
Vector#(size, Reg#(data_t)) vRegs <- Vector::replicateM(mkReg(unpack(0)));
Reg#(Bit#(index_w)) nextToWrite <- mkReg(?);
// constants
Integer maxIndex = valueOf(size) - 1;
Bit#(index_w) maxIdx = fromInteger(maxIndex);
Bit#(index_w) nextToRead = nextToWrite;
// functions
function Bit#(index_w) incr (Bit#(index_w) n);
let result = (n == maxIdx) ? 0 : n + 1;
return result;
endfunction // Bit
method Action enq(x);
(vRegs[nextToWrite])._write(x);
nextToWrite <= incr(nextToWrite);
endmethod
method data_t first();
return (vRegs[nextToRead])._read;
endmethod
method Action clear();
for (Integer i = 0; i <= maxIndex; i = i + 1)
(vRegs[fromInteger(i)])._write(unpack(0));
endmethod
method Vector#(size, data_t) getVector();
return newVector;
endmethod
endmodule // mkDelay