Update private CI metrics for tns100

tsmc65lp/gcd
[INFO] Tightening rule synth__design__instance__area__stdcell from 2059 to 2058.96.
[INFO] Updating failing rule cts__design__instance__count__setup_buffer from 40 to 55.
[INFO] Updating failing rule finish__timing__setup__ws from -0.25 to -0.31.

gf12/gcd
[INFO] Tightening rule synth__design__instance__area__stdcell from 107 to 106.78.
[INFO] Updating failing rule globalroute__timing__clock__slack from -43.45 to -59.13.
[INFO] Updating failing rule globalroute__timing__setup__ws from -43.46 to -59.13.
[INFO] Tightening rule detailedroute__route__wirelength from 4119 to 4117.

Signed-off-by: Matt Liberty <[email protected]>

Author: maliberty

flow/designs/gf12/gcd/metadata-base-ok.json

@@ -3,10 +3,10 @@
   "constraints__clocks__details": [
     "core_clock: 280.0000"
   ],
-  "cts__clock__skew__hold": 7.51963,
+  "cts__clock__skew__hold": 7.51873,
   "cts__clock__skew__hold__post_repair": 7.5652,
   "cts__clock__skew__hold__pre_repair": 7.5652,
-  "cts__clock__skew__setup": 3.60595,
+  "cts__clock__skew__setup": 3.60264,
   "cts__clock__skew__setup__post_repair": 3.71054,
   "cts__clock__skew__setup__pre_repair": 3.71054,
   "cts__design__core__area": 6356.5,
@@ -15,52 +15,40 @@
   "cts__design__die__area": 10008.8,
   "cts__design__die__area__post_repair": 10008.8,
   "cts__design__die__area__pre_repair": 10008.8,
-  "cts__design__instance__area": 440.585,
+  "cts__design__instance__area": 440.44,
   "cts__design__instance__area__macros": 0,
   "cts__design__instance__area__macros__post_repair": 0,
   "cts__design__instance__area__macros__pre_repair": 0,
   "cts__design__instance__area__post_repair": 429.602,
   "cts__design__instance__area__pre_repair": 429.602,
-  "cts__design__instance__area__stdcell": 440.585,
+  "cts__design__instance__area__stdcell": 440.44,
   "cts__design__instance__area__stdcell__post_repair": 429.602,
   "cts__design__instance__area__stdcell__pre_repair": 429.602,
-  "cts__design__instance__count": 794,
+  "cts__design__instance__count": 792,
   "cts__design__instance__count__hold_buffer": 0,
   "cts__design__instance__count__macros": 0,
   "cts__design__instance__count__macros__post_repair": 0,
   "cts__design__instance__count__macros__pre_repair": 0,
   "cts__design__instance__count__post_repair": 783,
   "cts__design__instance__count__pre_repair": 783,
-  "cts__design__instance__count__setup_buffer": 11.0,
-  "cts__design__instance__count__stdcell": 794,
+  "cts__design__instance__count__setup_buffer": 9.0,
+  "cts__design__instance__count__stdcell": 792,
   "cts__design__instance__count__stdcell__post_repair": 783,
   "cts__design__instance__count__stdcell__pre_repair": 783,
   "cts__design__instance__displacement__max": 0.781,
-  "cts__design__instance__displacement__mean": 0.0135,
-  "cts__design__instance__displacement__total": 10.8525,
-  "cts__design__instance__utilization": 0.0693125,
+  "cts__design__instance__displacement__mean": 0.0125,
+  "cts__design__instance__displacement__total": 9.98,
+  "cts__design__instance__utilization": 0.0692897,
   "cts__design__instance__utilization__post_repair": 0.0675846,
   "cts__design__instance__utilization__pre_repair": 0.0675846,
-  "cts__design__instance__utilization__stdcell": 0.0693125,
+  "cts__design__instance__utilization__stdcell": 0.0692897,
   "cts__design__instance__utilization__stdcell__post_repair": 0.0675846,
   "cts__design__instance__utilization__stdcell__pre_repair": 0.0675846,
   "cts__design__io": 54,
   "cts__design__io__post_repair": 54,
   "cts__design__io__pre_repair": 54,
   "cts__design__violations": 0,
-  "cts__power__internal__total": 0.000854364,
-  "cts__power__internal__total__post_repair": 0.000812082,
-  "cts__power__internal__total__pre_repair": 0.000812082,
-  "cts__power__leakage__total": 1.03801e-07,
-  "cts__power__leakage__total__post_repair": 9.29337e-08,
-  "cts__power__leakage__total__pre_repair": 9.29337e-08,
-  "cts__power__switching__total": 0.000432424,
-  "cts__power__switching__total__post_repair": 0.000422795,
-  "cts__power__switching__total__pre_repair": 0.000422795,
-  "cts__power__total": 0.00128689,
-  "cts__power__total__post_repair": 0.00123497,
-  "cts__power__total__pre_repair": 0.00123497,
-  "cts__route__wirelength__estimated": 3221.06,
+  "cts__route__wirelength__estimated": 3216.07,
   "cts__timing__drv__hold_violation_count": 0,
   "cts__timing__drv__hold_violation_count__post_repair": 0,
   "cts__timing__drv__hold_violation_count__pre_repair": 0,
@@ -79,19 +67,19 @@
   "cts__timing__drv__max_slew": 0,
   "cts__timing__drv__max_slew__post_repair": 0,
   "cts__timing__drv__max_slew__pre_repair": 0,
-  "cts__timing__drv__max_slew_limit": 0.932991,
+  "cts__timing__drv__max_slew_limit": 0.933024,
   "cts__timing__drv__max_slew_limit__post_repair": 0.932178,
   "cts__timing__drv__max_slew_limit__pre_repair": 0.932178,
-  "cts__timing__drv__setup_violation_count": 8,
+  "cts__timing__drv__setup_violation_count": 9,
   "cts__timing__drv__setup_violation_count__post_repair": 14,
   "cts__timing__drv__setup_violation_count__pre_repair": 14,
-  "cts__timing__setup__tns": -137.376,
+  "cts__timing__setup__tns": -151.375,
   "cts__timing__setup__tns__post_repair": -487.607,
   "cts__timing__setup__tns__pre_repair": -487.607,
-  "cts__timing__setup__ws": -28.7569,
+  "cts__timing__setup__ws": -30.8858,
   "cts__timing__setup__ws__post_repair": -98.4546,
   "cts__timing__setup__ws__pre_repair": -98.4546,
-  "detailedplace__cpu__total": 4.32,
+  "detailedplace__cpu__total": 3.78,
   "detailedplace__design__core__area": 6356.5,
   "detailedplace__design__die__area": 10008.8,
   "detailedplace__design__instance__area": 426.698,
@@ -107,13 +95,9 @@
   "detailedplace__design__instance__utilization__stdcell": 0.0671279,
   "detailedplace__design__io": 54,
   "detailedplace__design__violations": 0,
-  "detailedplace__mem__peak": 332696.0,
-  "detailedplace__power__internal__total": 0.000657853,
-  "detailedplace__power__leakage__total": 8.77715e-08,
-  "detailedplace__power__switching__total": 0.000280706,
-  "detailedplace__power__total": 0.000938646,
+  "detailedplace__mem__peak": 338020.0,
   "detailedplace__route__wirelength__estimated": 3203.94,
-  "detailedplace__runtime__total": "0:04.59",
+  "detailedplace__runtime__total": "0:03.98",
   "detailedplace__timing__drv__hold_violation_count": 0,
   "detailedplace__timing__drv__max_cap": 0,
   "detailedplace__timing__drv__max_cap_limit": 0.893209,
@@ -125,52 +109,48 @@
   "detailedplace__timing__setup__tns": -174.07,
   "detailedplace__timing__setup__ws": -62.726,
   "detailedroute__route__drc_errors": 0,
-  "detailedroute__route__drc_errors__iter:1": 422,
-  "detailedroute__route__drc_errors__iter:2": 115,
-  "detailedroute__route__drc_errors__iter:3": 40,
+  "detailedroute__route__drc_errors__iter:1": 401,
+  "detailedroute__route__drc_errors__iter:2": 108,
+  "detailedroute__route__drc_errors__iter:3": 32,
   "detailedroute__route__drc_errors__iter:4": 0,
-  "detailedroute__route__net": 370,
+  "detailedroute__route__net": 368,
   "detailedroute__route__net__special": 2,
-  "detailedroute__route__vias": 2626,
+  "detailedroute__route__vias": 2610,
   "detailedroute__route__vias__multicut": 0,
-  "detailedroute__route__vias__singlecut": 2626,
-  "detailedroute__route__wirelength": 3582,
-  "detailedroute__route__wirelength__iter:1": 3615,
-  "detailedroute__route__wirelength__iter:2": 3597,
-  "detailedroute__route__wirelength__iter:3": 3582,
-  "detailedroute__route__wirelength__iter:4": 3582,
-  "finish__clock__skew__hold": 8.0247,
-  "finish__clock__skew__setup": 4.20025,
-  "finish__cpu__total": 5.73,
+  "detailedroute__route__vias__singlecut": 2610,
+  "detailedroute__route__wirelength": 3580,
+  "detailedroute__route__wirelength__iter:1": 3619,
+  "detailedroute__route__wirelength__iter:2": 3599,
+  "detailedroute__route__wirelength__iter:3": 3580,
+  "detailedroute__route__wirelength__iter:4": 3580,
+  "finish__clock__skew__hold": 8.11304,
+  "finish__clock__skew__setup": 4.2525,
+  "finish__cpu__total": 5.28,
   "finish__design__core__area": 6356.5,
   "finish__design__die__area": 10008.8,
-  "finish__design__instance__area": 440.585,
+  "finish__design__instance__area": 440.44,
   "finish__design__instance__area__macros": 0,
-  "finish__design__instance__area__stdcell": 440.585,
-  "finish__design__instance__count": 794,
+  "finish__design__instance__area__stdcell": 440.44,
+  "finish__design__instance__count": 792,
   "finish__design__instance__count__macros": 0,
-  "finish__design__instance__count__stdcell": 794,
-  "finish__design__instance__utilization": 0.0693125,
-  "finish__design__instance__utilization__stdcell": 0.0693125,
+  "finish__design__instance__count__stdcell": 792,
+  "finish__design__instance__utilization": 0.0692897,
+  "finish__design__instance__utilization__stdcell": 0.0692897,
   "finish__design__io": 54,
-  "finish__mem__peak": 442992.0,
-  "finish__power__internal__total": 0.00085917,
-  "finish__power__leakage__total": 1.03801e-07,
-  "finish__power__switching__total": 0.000379244,
-  "finish__power__total": 0.00123852,
-  "finish__runtime__total": "0:06.57",
+  "finish__mem__peak": 442096.0,
+  "finish__runtime__total": "0:05.62",
   "finish__timing__drv__hold_violation_count": 0.0,
   "finish__timing__drv__max_cap": 0,
-  "finish__timing__drv__max_cap_limit": 0.903239,
+  "finish__timing__drv__max_cap_limit": 0.90341,
   "finish__timing__drv__max_fanout": 0,
   "finish__timing__drv__max_fanout_limit": 1e+30,
   "finish__timing__drv__max_slew": 0,
-  "finish__timing__drv__max_slew_limit": 0.931843,
+  "finish__timing__drv__max_slew_limit": 0.93231,
   "finish__timing__drv__setup_violation_count": 1.0,
-  "finish__timing__setup__tns": -74.8829,
-  "finish__timing__setup__ws": -20.8883,
-  "finish__timing__wns_percent_delay": -8.529726,
-  "floorplan__cpu__total": 4.16,
+  "finish__timing__setup__tns": -83.9432,
+  "finish__timing__setup__ws": -22.8373,
+  "finish__timing__wns_percent_delay": -9.251965,
+  "floorplan__cpu__total": 3.64,
   "floorplan__design__core__area": 6356.5,
   "floorplan__design__die__area": 10008.8,
   "floorplan__design__instance__area": 89.3652,
@@ -182,15 +162,11 @@
   "floorplan__design__instance__utilization": 0.0140589,
   "floorplan__design__instance__utilization__stdcell": 0.0140589,
   "floorplan__design__io": 54,
-  "floorplan__mem__peak": 316528.0,
-  "floorplan__power__internal__total": 0.000528473,
-  "floorplan__power__leakage__total": 5.74144e-08,
-  "floorplan__power__switching__total": 0.000110787,
-  "floorplan__power__total": 0.000639317,
-  "floorplan__runtime__total": "0:04.41",
+  "floorplan__mem__peak": 324788.0,
+  "floorplan__runtime__total": "0:03.84",
   "floorplan__timing__setup__tns": 0,
   "floorplan__timing__setup__ws": 25.9648,
-  "globalplace__cpu__total": 4.58,
+  "globalplace__cpu__total": 4.08,
   "globalplace__design__core__area": 6356.5,
   "globalplace__design__die__area": 10008.8,
   "globalplace__design__instance__area": 375.605,
@@ -202,45 +178,37 @@
   "globalplace__design__instance__utilization": 0.0590899,
   "globalplace__design__instance__utilization__stdcell": 0.0590899,
   "globalplace__design__io": 54,
-  "globalplace__mem__peak": 349232.0,
-  "globalplace__power__internal__total": 0.000529906,
-  "globalplace__power__leakage__total": 5.74144e-08,
-  "globalplace__power__switching__total": 0.000213439,
-  "globalplace__power__total": 0.000743402,
-  "globalplace__runtime__total": "0:04.85",
+  "globalplace__mem__peak": 356196.0,
+  "globalplace__runtime__total": "0:04.28",
   "globalplace__timing__setup__tns": -845.961,
   "globalplace__timing__setup__ws": -83.7988,
   "globalroute__antenna__violating__nets": 0,
   "globalroute__antenna__violating__pins": 0,
-  "globalroute__clock__skew__hold": 9.60351,
-  "globalroute__clock__skew__setup": 4.45885,
+  "globalroute__clock__skew__hold": 9.62105,
+  "globalroute__clock__skew__setup": 4.45557,
   "globalroute__design__core__area": 6356.5,
   "globalroute__design__die__area": 10008.8,
-  "globalroute__design__instance__area": 440.585,
+  "globalroute__design__instance__area": 440.44,
   "globalroute__design__instance__area__macros": 0,
-  "globalroute__design__instance__area__stdcell": 440.585,
-  "globalroute__design__instance__count": 794,
+  "globalroute__design__instance__area__stdcell": 440.44,
+  "globalroute__design__instance__count": 792,
   "globalroute__design__instance__count__macros": 0,
-  "globalroute__design__instance__count__stdcell": 794,
-  "globalroute__design__instance__utilization": 0.0693125,
-  "globalroute__design__instance__utilization__stdcell": 0.0693125,
+  "globalroute__design__instance__count__stdcell": 792,
+  "globalroute__design__instance__utilization": 0.0692897,
+  "globalroute__design__instance__utilization__stdcell": 0.0692897,
   "globalroute__design__io": 54,
-  "globalroute__power__internal__total": 0.000859298,
-  "globalroute__power__leakage__total": 1.03801e-07,
-  "globalroute__power__switching__total": 0.000466386,
-  "globalroute__power__total": 0.00132579,
-  "globalroute__timing__clock__slack": -41.246,
+  "globalroute__timing__clock__slack": -45.139,
   "globalroute__timing__drv__hold_violation_count": 0,
   "globalroute__timing__drv__max_cap": 0,
   "globalroute__timing__drv__max_cap_limit": 0.883192,
   "globalroute__timing__drv__max_fanout": 0,
   "globalroute__timing__drv__max_fanout_limit": 1e+30,
   "globalroute__timing__drv__max_slew": 0,
-  "globalroute__timing__drv__max_slew_limit": 0.924101,
-  "globalroute__timing__drv__setup_violation_count": 10,
-  "globalroute__timing__setup__tns": -237.46,
-  "globalroute__timing__setup__ws": -41.2461,
-  "placeopt__cpu__total": 4.58,
+  "globalroute__timing__drv__max_slew_limit": 0.923768,
+  "globalroute__timing__drv__setup_violation_count": 11,
+  "globalroute__timing__setup__tns": -274.994,
+  "globalroute__timing__setup__ws": -45.1388,
+  "placeopt__cpu__total": 4.08,
   "placeopt__design__core__area": 6356.5,
   "placeopt__design__core__area__pre_opt": 6356.5,
   "placeopt__design__die__area": 10008.8,
@@ -263,16 +231,8 @@
   "placeopt__design__instance__utilization__stdcell__pre_opt": 0.0590899,
   "placeopt__design__io": 54,
   "placeopt__design__io__pre_opt": 54,
-  "placeopt__mem__peak": 349232.0,
-  "placeopt__power__internal__total": 0.000647022,
-  "placeopt__power__internal__total__pre_opt": 0.000529906,
-  "placeopt__power__leakage__total": 8.77715e-08,
-  "placeopt__power__leakage__total__pre_opt": 5.74144e-08,
-  "placeopt__power__switching__total": 0.000271237,
-  "placeopt__power__switching__total__pre_opt": 0.000213439,
-  "placeopt__power__total": 0.000918347,
-  "placeopt__power__total__pre_opt": 0.000743402,
-  "placeopt__runtime__total": "0:04.85",
+  "placeopt__mem__peak": 356196.0,
+  "placeopt__runtime__total": "0:04.28",
   "placeopt__timing__drv__hold_violation_count": 0,
   "placeopt__timing__drv__max_cap": 0,
   "placeopt__timing__drv__max_cap_limit": 0.892117,
@@ -286,10 +246,10 @@
   "placeopt__timing__setup__ws": -59.0289,
   "placeopt__timing__setup__ws__pre_opt": -83.7988,
   "run__flow__design": "gcd_9T_gf",
-  "run__flow__generate_date": "2023-01-20 13:07",
+  "run__flow__generate_date": "2023-05-03 02:40",
   "run__flow__metrics_version": "Metrics_2.1.2",
   "run__flow__openroad_commit": "N/A",
-  "run__flow__openroad_version": "v2.0-6565-g7d2bade83",
+  "run__flow__openroad_version": "v2.0-7993-gb2fabb1b4",
   "run__flow__platform": "gf12",
   "run__flow__platform__capacitance_units": "1fF",
   "run__flow__platform__current_units": "1uA",
@@ -298,14 +258,14 @@
   "run__flow__platform__resistance_units": "1kohm",
   "run__flow__platform__time_units": "1ps",
   "run__flow__platform__voltage_units": "1v",
-  "run__flow__platform_commit": "7b691580113b4e2d30ecf76d3ea2f20ff2a61975",
-  "run__flow__scripts_commit": "17d6d54f0bf6f520a9e6a7a6d576f587c6742c79",
-  "run__flow__uuid": "be9a02bf-bc9b-4907-85fc-e6ffd4a5e1cb",
+  "run__flow__platform_commit": "422575641a0b65fd13a7f96a80d6f51a1749b732",
+  "run__flow__scripts_commit": "b459e9447c176b22902653912b6b3c2709e32985",
+  "run__flow__uuid": "ef745493-82a9-4fce-847d-ca78218985fa",
   "run__flow__variant": "base",
-  "synth__cpu__total": 7.78,
+  "synth__cpu__total": 7.22,
   "synth__design__instance__area__stdcell": 92.848896,
   "synth__design__instance__count__stdcell": 281.0,
-  "synth__mem__peak": 188872.0,
-  "synth__runtime__total": "0:08.26",
-  "total_time": "0:00:33.530000"
+  "synth__mem__peak": 189088.0,
+  "synth__runtime__total": "0:07.64",
+  "total_time": "0:00:29.640000"
 }

flow/designs/gf12/gcd/rules-base.json

@@ -1,6 +1,6 @@
 {
     "synth__design__instance__area__stdcell": {
-        "value": 107,
+        "value": 106.78,
         "compare": "<="
     },
     "constraints__clocks__count": {
@@ -40,15 +40,15 @@
         "compare": "<="
     },
     "globalroute__timing__clock__slack": {
-        "value": -43.45,
+        "value": -59.13,
         "compare": ">="
     },
     "globalroute__timing__setup__ws": {
-        "value": -43.46,
+        "value": -59.13,
         "compare": ">="
     },
     "detailedroute__route__wirelength": {
-        "value": 4119,
+        "value": 4117,
         "compare": "<="
     },
     "detailedroute__route__drc_errors": {