Skip to content

Commit 0472d9f

Browse files
eder-matheuseder-matheus
committed
Signed-off-by: Eder Monteiro <[email protected]>
2 parents e6b0c99 + 7cadc3e commit 0472d9f

File tree

103 files changed

+33665
-556
lines changed

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

103 files changed

+33665
-556
lines changed

‎flow/Makefile‎

Lines changed: 7 additions & 7 deletions
Original file line numberDiff line numberDiff line change
@@ -146,7 +146,7 @@ SHELL := /usr/bin/env bash
146146
# location
147147
# - default is current install / clone directory
148148
ifeq ($(origin FLOW_HOME), undefined)
149-
FLOW_HOME := $(abspath $(dir $(firstword $(MAKEFILE_LIST))))
149+
FLOW_HOME := $(abspath $(dir $(firstword $(MAKEFILE_LIST))))
150150
endif
151151
export FLOW_HOME
152152

@@ -204,10 +204,10 @@ versions.txt:
204204
.SECONDEXPANSION:
205205
$(DONT_USE_LIBS): $$(filter %$$(@F) %$$(@F).gz,$(LIB_FILES))
206206
@mkdir -p $(OBJECTS_DIR)/lib
207-
$(UTILS_DIR)/preprocessLib.py -i $^ -o $@
207+
$(PYTHON_EXE) $(UTILS_DIR)/preprocessLib.py -i $^ -o $@
208208

209209
$(OBJECTS_DIR)/lib/merged.lib: $(DONT_USE_LIBS)
210-
$(UTILS_DIR)/mergeLib.pl $(PLATFORM)_merged $(DONT_USE_LIBS) > $@
210+
$(PYTHON_EXE) $(UTILS_DIR)/merge_lib.py $(PLATFORM)_merged $(DONT_USE_LIBS) > $@
211211

212212
# Pre-process KLayout tech
213213
# ==============================================================================
@@ -271,9 +271,9 @@ do-synth-report:
271271
.PHONY: memory
272272
memory:
273273
if [ -f $(RESULTS_DIR)/mem_hierarchical.json ]; then \
274-
python3 $(SCRIPTS_DIR)/mem_dump.py $(RESULTS_DIR)/mem_hierarchical.json; \
274+
$(PYTHON_EXE) $(SCRIPTS_DIR)/mem_dump.py $(RESULTS_DIR)/mem_hierarchical.json; \
275275
fi
276-
python3 $(SCRIPTS_DIR)/mem_dump.py $(RESULTS_DIR)/mem.json
276+
$(PYTHON_EXE) $(SCRIPTS_DIR)/mem_dump.py $(RESULTS_DIR)/mem.json
277277

278278
# ==============================================================================
279279

@@ -619,12 +619,12 @@ finish: $(LOG_DIR)/6_report.log \
619619

620620
.PHONY: elapsed
621621
elapsed:
622-
-@$(UTILS_DIR)/genElapsedTime.py -d $(BLOCK_LOG_FOLDERS) $(LOG_DIR)
622+
-@$(PYTHON_EXE) $(UTILS_DIR)/genElapsedTime.py -d $(BLOCK_LOG_FOLDERS) $(LOG_DIR)
623623

624624
# Useful when working with macros, see elapsed time for all macros in platform
625625
.PHONY: elapsed-all
626626
elapsed-all:
627-
@$(UTILS_DIR)/genElapsedTime.py -d $(shell find $(WORK_HOME)/logs/$(PLATFORM)/*/*/ -type d)
627+
@$(PYTHON_EXE) $(UTILS_DIR)/genElapsedTime.py -d $(shell find $(WORK_HOME)/logs/$(PLATFORM)/*/*/ -type d)
628628

629629
$(eval $(call do-step,6_1_fill,$(RESULTS_DIR)/5_route.odb $(RESULTS_DIR)/5_route.sdc $(FILL_CONFIG),density_fill))
630630

‎flow/designs/asap7/aes-block/rules-base.json‎

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
{
22
"synth__design__instance__area__stdcell": {
3-
"value": 2293.17,
3+
"value": 2131.37,
44
"compare": "<="
55
},
66
"constraints__clocks__count": {
@@ -48,7 +48,7 @@
4848
"compare": "<="
4949
},
5050
"finish__timing__setup__ws": {
51-
"value": -68.19,
51+
"value": -83.73,
5252
"compare": ">="
5353
},
5454
"finish__design__instance__area": {
@@ -67,4 +67,4 @@
6767
"value": -18.47,
6868
"compare": ">="
6969
}
70-
}
70+
}

‎flow/designs/asap7/aes-mbff/rules-base.json‎

Lines changed: 10 additions & 10 deletions
Original file line numberDiff line numberDiff line change
@@ -1,38 +1,38 @@
11
{
22
"synth__design__instance__area__stdcell": {
3-
"value": 1972.31,
3+
"value": 1928.39,
44
"compare": "<="
55
},
66
"constraints__clocks__count": {
77
"value": 1,
88
"compare": "=="
99
},
1010
"placeopt__design__instance__area": {
11-
"value": 2273,
11+
"value": 2214,
1212
"compare": "<="
1313
},
1414
"placeopt__design__instance__count__stdcell": {
15-
"value": 19686,
15+
"value": 19594,
1616
"compare": "<="
1717
},
1818
"detailedplace__design__violations": {
1919
"value": 0,
2020
"compare": "=="
2121
},
2222
"cts__design__instance__count__setup_buffer": {
23-
"value": 1712,
23+
"value": 1704,
2424
"compare": "<="
2525
},
2626
"cts__design__instance__count__hold_buffer": {
27-
"value": 1712,
27+
"value": 1704,
2828
"compare": "<="
2929
},
3030
"globalroute__antenna_diodes_count": {
3131
"value": 0,
3232
"compare": "<="
3333
},
3434
"detailedroute__route__wirelength": {
35-
"value": 89339,
35+
"value": 76679,
3636
"compare": "<="
3737
},
3838
"detailedroute__route__drc_errors": {
@@ -48,23 +48,23 @@
4848
"compare": "<="
4949
},
5050
"finish__timing__setup__ws": {
51-
"value": -68.71,
51+
"value": -42.46,
5252
"compare": ">="
5353
},
5454
"finish__design__instance__area": {
55-
"value": 2359,
55+
"value": 2272,
5656
"compare": "<="
5757
},
5858
"finish__timing__drv__setup_violation_count": {
59-
"value": 856,
59+
"value": 852,
6060
"compare": "<="
6161
},
6262
"finish__timing__drv__hold_violation_count": {
6363
"value": 100,
6464
"compare": "<="
6565
},
6666
"finish__timing__wns_percent_delay": {
67-
"value": -21.4,
67+
"value": -15.57,
6868
"compare": ">="
6969
}
7070
}

‎flow/designs/asap7/aes/rules-base.json‎

Lines changed: 10 additions & 10 deletions
Original file line numberDiff line numberDiff line change
@@ -1,38 +1,38 @@
11
{
22
"synth__design__instance__area__stdcell": {
3-
"value": 1972.31,
3+
"value": 1928.39,
44
"compare": "<="
55
},
66
"constraints__clocks__count": {
77
"value": 1,
88
"compare": "=="
99
},
1010
"placeopt__design__instance__area": {
11-
"value": 2273,
11+
"value": 2214,
1212
"compare": "<="
1313
},
1414
"placeopt__design__instance__count__stdcell": {
15-
"value": 19686,
15+
"value": 19594,
1616
"compare": "<="
1717
},
1818
"detailedplace__design__violations": {
1919
"value": 0,
2020
"compare": "=="
2121
},
2222
"cts__design__instance__count__setup_buffer": {
23-
"value": 1712,
23+
"value": 1704,
2424
"compare": "<="
2525
},
2626
"cts__design__instance__count__hold_buffer": {
27-
"value": 1712,
27+
"value": 1704,
2828
"compare": "<="
2929
},
3030
"globalroute__antenna_diodes_count": {
3131
"value": 0,
3232
"compare": "<="
3333
},
3434
"detailedroute__route__wirelength": {
35-
"value": 86627,
35+
"value": 74787,
3636
"compare": "<="
3737
},
3838
"detailedroute__route__drc_errors": {
@@ -48,23 +48,23 @@
4848
"compare": "<="
4949
},
5050
"finish__timing__setup__ws": {
51-
"value": -70.11,
51+
"value": -34.79,
5252
"compare": ">="
5353
},
5454
"finish__design__instance__area": {
55-
"value": 2350,
55+
"value": 2278,
5656
"compare": "<="
5757
},
5858
"finish__timing__drv__setup_violation_count": {
59-
"value": 856,
59+
"value": 852,
6060
"compare": "<="
6161
},
6262
"finish__timing__drv__hold_violation_count": {
6363
"value": 100,
6464
"compare": "<="
6565
},
6666
"finish__timing__wns_percent_delay": {
67-
"value": -19.6,
67+
"value": -13.72,
6868
"compare": ">="
6969
}
7070
}

‎flow/designs/asap7/aes_lvt/rules-base.json‎

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -32,7 +32,7 @@
3232
"compare": "<="
3333
},
3434
"detailedroute__route__wirelength": {
35-
"value": 77902,
35+
"value": 72549,
3636
"compare": "<="
3737
},
3838
"detailedroute__route__drc_errors": {
@@ -48,11 +48,11 @@
4848
"compare": "<="
4949
},
5050
"finish__timing__setup__ws": {
51-
"value": -29.62,
51+
"value": -16.32,
5252
"compare": ">="
5353
},
5454
"finish__design__instance__area": {
55-
"value": 2142,
55+
"value": 2103,
5656
"compare": "<="
5757
},
5858
"finish__timing__drv__setup_violation_count": {
@@ -64,7 +64,7 @@
6464
"compare": "<="
6565
},
6666
"finish__timing__wns_percent_delay": {
67-
"value": -12.43,
67+
"value": -10.0,
6868
"compare": ">="
6969
}
7070
}

‎flow/designs/asap7/cva6/config.mk‎

Lines changed: 12 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -65,17 +65,26 @@ export VERILOG_FILES = $(sort $(wildcard $(SRC_HOME)/common/local/util/
6565
$(SRC_HOME)/core/cvxif_example/include/cvxif_instr_pkg.sv \
6666
$(sort $(wildcard $(SRC_HOME)/core/frontend/*.sv)) \
6767
$(SRC_HOME)/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv \
68-
$(PLATFORM_DIR)/verilog/fakeram7_256x256.sv
68+
$(PLATFORM_DIR)/verilog/fakeram7_64x256.sv \
69+
$(PLATFORM_DIR)/verilog/fakeram7_128x64.sv \
70+
$(PLATFORM_DIR)/verilog/fakeram7_64x28.sv \
71+
$(PLATFORM_DIR)/verilog/fakeram7_64x25.sv
6972

7073
export VERILOG_INCLUDE_DIRS = $(DESIGN_HOME)/src/$(DESIGN_NICKNAME)/core/include \
7174
$(DESIGN_HOME)/src/$(DESIGN_NICKNAME)/core/cvfpu/src/common_cells/include \
7275
$(DESIGN_HOME)/src/$(DESIGN_NICKNAME)/core/cache_subsystem/hpdcache/rtl/include
7376

7477
export VERILOG_DEFINES += -D HPDCACHE_ASSERT_OFF
7578

76-
export ADDITIONAL_LEFS = $(PLATFORM_DIR)/lef/fakeram7_256x256.lef
79+
export ADDITIONAL_LEFS = $(PLATFORM_DIR)/lef/fakeram7_64x256.lef \
80+
$(PLATFORM_DIR)/lef/fakeram7_128x64.lef \
81+
$(PLATFORM_DIR)/lef/fakeram7_64x28.lef \
82+
$(PLATFORM_DIR)/lef/fakeram7_64x25.lef
7783

78-
export ADDITIONAL_LIBS = $(PLATFORM_DIR)/lib/NLDM/fakeram7_256x256.lib
84+
export ADDITIONAL_LIBS = $(PLATFORM_DIR)/lib/NLDM/fakeram7_64x256.lib \
85+
$(PLATFORM_DIR)/lib/NLDM/fakeram7_128x64.lib \
86+
$(PLATFORM_DIR)/lib/NLDM/fakeram7_64x28.lib \
87+
$(PLATFORM_DIR)/lib/NLDM/fakeram7_64x25.lib
7988

8089
export SDC_FILE = $(DESIGN_HOME)/$(PLATFORM)/$(DESIGN_NAME)/constraint.sdc
8190

‎flow/designs/asap7/cva6/rules-base.json‎

Lines changed: 11 additions & 11 deletions
Original file line numberDiff line numberDiff line change
@@ -1,38 +1,38 @@
11
{
22
"synth__design__instance__area__stdcell": {
3-
"value": 40631.65,
3+
"value": 19930.01,
44
"compare": "<="
55
},
66
"constraints__clocks__count": {
77
"value": 1,
88
"compare": "=="
99
},
1010
"placeopt__design__instance__area": {
11-
"value": 45043,
11+
"value": 23688,
1212
"compare": "<="
1313
},
1414
"placeopt__design__instance__count__stdcell": {
15-
"value": 163049,
15+
"value": 152015,
1616
"compare": "<="
1717
},
1818
"detailedplace__design__violations": {
1919
"value": 0,
2020
"compare": "=="
2121
},
2222
"cts__design__instance__count__setup_buffer": {
23-
"value": 14178,
23+
"value": 13219,
2424
"compare": "<="
2525
},
2626
"cts__design__instance__count__hold_buffer": {
27-
"value": 14178,
27+
"value": 13219,
2828
"compare": "<="
2929
},
3030
"globalroute__antenna_diodes_count": {
3131
"value": 0,
3232
"compare": "<="
3333
},
3434
"detailedroute__route__wirelength": {
35-
"value": 1884562,
35+
"value": 1332082,
3636
"compare": "<="
3737
},
3838
"detailedroute__route__drc_errors": {
@@ -48,23 +48,23 @@
4848
"compare": "<="
4949
},
5050
"finish__timing__setup__ws": {
51-
"value": -216.36,
51+
"value": -147.23,
5252
"compare": ">="
5353
},
5454
"finish__design__instance__area": {
55-
"value": 45315,
55+
"value": 23925,
5656
"compare": "<="
5757
},
5858
"finish__timing__drv__setup_violation_count": {
59-
"value": 7089,
59+
"value": 6609,
6060
"compare": "<="
6161
},
6262
"finish__timing__drv__hold_violation_count": {
63-
"value": 101,
63+
"value": 100,
6464
"compare": "<="
6565
},
6666
"finish__timing__wns_percent_delay": {
67-
"value": -20.3,
67+
"value": -16.08,
6868
"compare": ">="
6969
}
7070
}

0 commit comments

Comments
 (0)