Skip to content

Commit 084a3b7

Browse files
authored
Merge pull request #3343 from Pinata-Consulting/asap7-max-delay-sans-clock-delay
asap7: constraints.sdc max delay excludes clock latency
2 parents 71bcdaf + 1b2c6a3 commit 084a3b7

File tree

2 files changed

+10
-8
lines changed

2 files changed

+10
-8
lines changed

flow/designs/asap7/mock-array/rules-base.json

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
{
22
"synth__design__instance__area__stdcell": {
3-
"value": 35273.33,
3+
"value": 34554.19,
44
"compare": "<="
55
},
66
"constraints__clocks__count": {
@@ -48,23 +48,23 @@
4848
"compare": "<="
4949
},
5050
"finish__timing__setup__ws": {
51-
"value": -457.76,
51+
"value": -89.95,
5252
"compare": ">="
5353
},
5454
"finish__design__instance__area": {
5555
"value": 137967,
5656
"compare": "<="
5757
},
5858
"finish__timing__drv__setup_violation_count": {
59-
"value": 605,
59+
"value": 536,
6060
"compare": "<="
6161
},
6262
"finish__timing__drv__hold_violation_count": {
6363
"value": 100,
6464
"compare": "<="
6565
},
6666
"finish__timing__wns_percent_delay": {
67-
"value": -111.1,
67+
"value": -31.9,
6868
"compare": ">="
6969
}
7070
}

flow/platforms/asap7/constraints.sdc

Lines changed: 6 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -74,11 +74,13 @@ set non_clk_inputs [all_inputs -no_clocks]
7474
# Optimization targets: overconstrain by default and
7575
# leave refinements to a more design specific constraints.sdc file.
7676
#
77-
# Minimum time for io-io, io-reg, reg-io paths in macro is on
78-
# the order of 80ps for a small macro on ASAP7.
79-
set_max_delay [expr { [info exists in2reg_max] ? $in2reg_max : 80 }] -from $non_clk_inputs \
77+
# Minimum time, excluding clock latency, for io-io, io-reg, reg-io
78+
# paths in macro is on the order of 80ps for a small macro on ASAP7.
79+
set_max_delay -ignore_clock_latency \
80+
[expr { [info exists in2reg_max] ? $in2reg_max : 80 }] -from $non_clk_inputs \
8081
-to [all_registers]
81-
set_max_delay [expr { [info exists reg2out_max] ? $reg2out_max : 80 }] -from [all_registers] \
82+
set_max_delay -ignore_clock_latency \
83+
[expr { [info exists reg2out_max] ? $reg2out_max : 80 }] -from [all_registers] \
8284
-to [all_outputs]
8385
set_max_delay [expr { [info exists in2out_max] ? $in2out_max : 80 }] -from $non_clk_inputs \
8486
-to [all_outputs]

0 commit comments

Comments
 (0)