Skip to content

Commit 09d7d2d

Browse files
authored
Merge pull request #1833 from Pinata-Consulting/mock-array-missing-constraint
mock-array: missing constraints for io_lsbIns_4 which feeds to a flip flop
2 parents 5189934 + 912a914 commit 09d7d2d

File tree

1 file changed

+3
-2
lines changed

1 file changed

+3
-2
lines changed

flow/designs/asap7/mock-array/Element/constraints.sdc

Lines changed: 3 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -27,8 +27,9 @@ set_max_transition 100 -clock_path [all_clocks]
2727
set non_clk_inputs [lsearch -inline -all -not -exact [all_inputs] $clk_port]
2828

2929
# io_ins_x -> REG_x in neighbouring element or just outside of the array
30-
set_input_delay -max -clock ${clk_name}_vir [expr $clk_period * $clk_imax_pct] [get_ports {io_ins_*}]
31-
set_input_delay -min -clock ${clk_name}_vir [expr $clk_period * $clk_imin_pct] [get_ports {io_ins_*}]
30+
set inputs [concat [get_ports io_ins_*] [get_ports io_lsbIns_4]]
31+
set_input_delay -max -clock ${clk_name}_vir [expr $clk_period * $clk_imax_pct] $inputs
32+
set_input_delay -min -clock ${clk_name}_vir [expr $clk_period * $clk_imin_pct] $inputs
3233

3334
# REG_x in neighbouring element or just outside of the array -> io_outs_x
3435
set_output_delay -clock ${clk_name}_vir [expr $clk_period * $clk_omax_pct] [get_ports {io_outs_*}]

0 commit comments

Comments
 (0)