We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
2 parents f50270a + fae476d commit 161916bCopy full SHA for 161916b
flow/designs/gf12/bp_single/config.mk
@@ -2,6 +2,8 @@ export DESIGN_NICKNAME = bp_single
2
export DESIGN_NAME = bsg_chip
3
export PLATFORM = gf12
4
5
+export SKIP_GATE_CLONING = 1
6
+
7
# export VERILOG_FILES = $(PLATFORM_DIR)/bp/bsg_ac_black_parrot_single_core_v0/bsg_chip.sv2v.v
8
export VERILOG_FILES = $(PLATFORM_DIR)/bp/bsg_ac_black_parrot_single_core_v0/yosys/synth_don_abc_script.v \
9
$(PLATFORM_DIR)/bp/IN12LP_GPIO18_13M9S30P.blackbox.v
0 commit comments