Skip to content

Commit 24938f4

Browse files
authored
Merge pull request #1571 from KrzysztofHerman/ihp-platform
IHP130 OpenPDK support for ORFS
2 parents b711f8f + 400b547 commit 24938f4

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

58 files changed

+55835
-13
lines changed

flow/Makefile

Lines changed: 7 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -94,7 +94,13 @@
9494
# DESIGN_CONFIG=./designs/gf180/jpeg/config.mk
9595
# DESIGN_CONFIG=./designs/gf180/riscv32i/config.mk
9696
# DESIGN_CONFIG=./designs/gf180/uart-blocks/config.mk
97-
#
97+
98+
#DESIGN_CONFIG=./designs/ihp-sg13g2/aes/config.mk
99+
#DESIGN_CONFIG=./designs/ihp-sg13g2/ibex/config.mk
100+
#DESIGN_CONFIG=./designs/ihp-sg13g2/gcd/config.mk
101+
#DESIGN_CONFIG=./designs/ihp-sg13g2/spi/config.mk
102+
#DESIGN_CONFIG=./designs/ihp-sg13g2/riscv32i/config.mk
103+
98104
# Default design
99105
DESIGN_CONFIG ?= ./designs/nangate45/gcd/config.mk
100106

Lines changed: 100 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,100 @@
1+
{
2+
"_SDC_FILE_PATH": "constraint.sdc",
3+
"_SDC_CLK_PERIOD": {
4+
"type": "float",
5+
"minmax": [
6+
1.0,
7+
3.7439
8+
],
9+
"step": 0
10+
},
11+
"CORE_UTILIZATION": {
12+
"type": "int",
13+
"minmax": [
14+
20,
15+
100
16+
],
17+
"step": 1
18+
},
19+
"CORE_ASPECT_RATIO": {
20+
"type": "float",
21+
"minmax": [
22+
0.5,
23+
2.0
24+
],
25+
"step": 0
26+
},
27+
"CORE_MARGIN": {
28+
"type": "int",
29+
"minmax": [
30+
2,
31+
2
32+
],
33+
"step": 0
34+
},
35+
"CELL_PAD_IN_SITES_GLOBAL_PLACEMENT": {
36+
"type": "int",
37+
"minmax": [
38+
0,
39+
5
40+
],
41+
"step": 1
42+
},
43+
"CELL_PAD_IN_SITES_DETAIL_PLACEMENT": {
44+
"type": "int",
45+
"minmax": [
46+
0,
47+
5
48+
],
49+
"step": 1
50+
},
51+
"_FR_LAYER_ADJUST": {
52+
"type": "float",
53+
"minmax": [
54+
0.1,
55+
0.7
56+
],
57+
"step": 0
58+
},
59+
"PLACE_DENSITY_LB_ADDON": {
60+
"type": "float",
61+
"minmax": [
62+
0.0,
63+
0.99
64+
],
65+
"step": 0
66+
},
67+
"_PINS_DISTANCE": {
68+
"type": "int",
69+
"minmax": [
70+
1,
71+
4
72+
],
73+
"step": 1
74+
},
75+
"CTS_CLUSTER_SIZE": {
76+
"type": "int",
77+
"minmax": [
78+
10,
79+
200
80+
],
81+
"step": 1
82+
},
83+
"CTS_CLUSTER_DIAMETER": {
84+
"type": "int",
85+
"minmax": [
86+
20,
87+
400
88+
],
89+
"step": 1
90+
},
91+
"_FR_FILE_PATH": "../../../platforms/sky130hd/fastroute.tcl",
92+
"_FR_GR_OVERFLOW": {
93+
"type": "int",
94+
"minmax": [
95+
1,
96+
1
97+
],
98+
"step": 0
99+
}
100+
}
Lines changed: 15 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,15 @@
1+
export DESIGN_NICKNAME = aes
2+
export DESIGN_NAME = aes_cipher_top
3+
export PLATFORM = ihp-sg13g2
4+
5+
export VERILOG_FILES = $(sort $(wildcard ./designs/src/$(DESIGN_NICKNAME)/*.v))
6+
export SDC_FILE = ./designs/$(PLATFORM)/$(DESIGN_NICKNAME)/constraint.sdc
7+
8+
export CORE_UTILIZATION = 20
9+
export CORE_ASPECT_RATIO = 1
10+
export CORE_MARGIN = 2
11+
12+
export PLACE_DENSITY = 0.65
13+
export TNS_END_PERCENT = 100
14+
15+
export USE_FILL = 1
Lines changed: 16 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,16 @@
1+
current_design aes_cipher_top
2+
3+
set clk_name clk
4+
set clk_port_name clk
5+
set clk_period 5.6
6+
set clk_io_pct 0.2
7+
8+
set clk_port [get_ports $clk_port_name]
9+
10+
create_clock -name $clk_name -period $clk_period $clk_port
11+
12+
set non_clock_inputs [lsearch -inline -all -not -exact [all_inputs] $clk_port]
13+
14+
set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name $non_clock_inputs
15+
set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [all_outputs]
16+

0 commit comments

Comments
 (0)