Skip to content

Commit 2667b3f

Browse files
committed
update metrics
asap7/aes base [INFO] Updating failing rule cts__timing__setup__ws__pre_repair from -100.0 to -252.81. [INFO] Updating failing rule cts__timing__setup__ws__post_repair from -100.0 to -252.81. [INFO] Tightening rule globalroute__timing__clock__slack from -75.86 to -70.89. [INFO] Updating failing rule globalroute__timing__setup__ws from -20.0 to -70.89. gf12/aes base [INFO] Tightening rule globalroute__timing__clock__slack from -51.18 to -48.36. [INFO] Updating failing rule globalroute__timing__setup__ws from -21.0 to -48.36. gf55/aes base [INFO] Tightening rule globalroute__timing__clock__slack from -1.45 to -1.42. [INFO] Updating failing rule globalroute__timing__setup__ws from -0.23 to -1.42. intel22/aes base [INFO] Tightening rule cts__design__instance__count__setup_buffer from 1287 to 1185. [INFO] Tightening rule globalroute__timing__clock__slack from -749.15 to -641.56. [INFO] Tightening rule globalroute__timing__setup__ws from -749.16 to -641.56. [INFO] Tightening rule detailedroute__route__wirelength from 459704 to 453611. [INFO] Updating failing rule finish__timing__setup__ws from -97.24 to -178.11. [INFO] Tightening rule finish__design__instance__area from 16743 to 15437. nangate45/aes base [INFO] Updating failing rule cts__timing__setup__ws__pre_repair from -0.2 to -0.46. [INFO] Updating failing rule cts__timing__setup__ws__post_repair from -0.2 to -0.46. [INFO] Updating failing rule globalroute__timing__setup__ws from -0.04 to -0.16. [INFO] Updating failing rule finish__timing__setup__ws from -0.04 to -0.18. [INFO] Tightening rule finish__timing__wns_percent_delay from -26.25 to -26.03. sky130hd/aes base [INFO] Tightening rule placeopt__design__instance__area from 167388 to 166764. [INFO] Tightening rule placeopt__design__instance__count__stdcell from 25942 to 25935. [INFO] Tightening rule detailedroute__route__wirelength from 909003 to 897662. [INFO] Updating failing rule finish__timing__setup__ws from -0.28 to -0.7. [INFO] Tightening rule finish__design__instance__area from 169719 to 167998. tsmc65lp/aes base [INFO] Updating failing rule cts__timing__setup__ws__pre_repair from -0.45 to -0.97. [INFO] Updating failing rule cts__timing__setup__ws__post_repair from -0.45 to -0.97. [INFO] Updating failing rule globalroute__timing__setup__ws from -0.09 to -0.33. tsmc65lp/bp_fe_top base [INFO] Tightening rule placeopt__design__instance__count__stdcell from 33129 to 33120. [INFO] Updating failing rule cts__timing__setup__ws from 0.0 to -1.57. intel16/gcd base [INFO] Updating failing rule cts__timing__setup__ws from -300.0 to -733.05. [INFO] Updating failing rule cts__timing__setup__ws__pre_repair from -300.0 to -1246.54. [INFO] Updating failing rule cts__timing__setup__ws__post_repair from -300.0 to -1246.54. [INFO] Tightening rule globalroute__timing__clock__slack from -673.59 to -673.24. [INFO] Updating failing rule globalroute__timing__setup__ws from -60.0 to -673.24. [INFO] Tightening rule detailedroute__route__wirelength from 2024 to 2023. [INFO] Updating failing rule finish__timing__setup__ws from -60.0 to -358.39. [INFO] Tightening rule finish__timing__wns_percent_delay from -39.02 to -38.45. tsmc65lp/gcd base [INFO] Updating failing rule cts__timing__setup__ws__pre_repair from -0.3 to -0.76. [INFO] Updating failing rule cts__timing__setup__ws__post_repair from -0.3 to -0.76. [INFO] Updating failing rule globalroute__timing__setup__ws from -0.06 to -0.37. [INFO] Updating failing rule finish__timing__setup__ws from -0.06 to -0.25. intel22/ibex base [INFO] Tightening rule cts__timing__setup__ws from -2017.06 to -1979.15. [INFO] Tightening rule cts__timing__setup__ws__pre_repair from -4255.06 to -4110.49. [INFO] Tightening rule cts__timing__setup__ws__post_repair from -4255.06 to -4110.49. [INFO] Tightening rule cts__design__instance__count__hold_buffer from 871 to 785. [INFO] Tightening rule globalroute__timing__clock__slack from -1922.6 to -1657.83. [INFO] Tightening rule globalroute__timing__setup__ws from -1922.61 to -1657.83. [INFO] Updating failing rule finish__timing__setup__ws from -259.77 to -495.71. [INFO] Tightening rule finish__design__instance__area from 18349 to 16254. sky130hs/ibex base [INFO] Updating failing rule finish__timing__drv__max_slew_limit from -0.61 to -0.83. gf12/jpeg base [INFO] Tightening rule placeopt__design__instance__area from 25364 to 25356. [INFO] Updating failing rule cts__timing__setup__ws__pre_repair from -495.05 to -708.89. [INFO] Updating failing rule cts__timing__setup__ws__post_repair from -495.05 to -708.89. [INFO] Tightening rule globalroute__timing__clock__slack from -203.77 to -172.69. [INFO] Tightening rule globalroute__timing__setup__ws from -203.78 to -172.69. [INFO] Tightening rule finish__timing__setup__ws from -67.03 to -65.39. [INFO] Tightening rule finish__design__instance__area from 25527 to 25519. [INFO] Tightening rule finish__timing__wns_percent_delay from -13.78 to -13.55. nangate45/jpeg base [INFO] Tightening rule globalroute__timing__setup__ws from -0.08 to -0.06. [INFO] Updating failing rule finish__timing__setup__ws from -0.08 to -0.34. [INFO] Tightening rule finish__timing__wns_percent_delay from -25.07 to -24.39. sky130hs/jpeg base [INFO] Tightening rule globalroute__timing__clock__slack from -0.71 to -0.64. [INFO] Updating failing rule globalroute__timing__setup__ws from -0.3 to -0.64. [INFO] Updating failing rule finish__timing__setup__ws from -0.24 to -0.64. [INFO] Tightening rule finish__timing__drv__max_cap_limit from -0.33 to -0.32. tsmc65lp/swerv base [INFO] Tightening rule synth__design__instance__area__stdcell from 558807 to 392843. [INFO] Tightening rule placeopt__design__instance__area from 720275 to 474452. [INFO] Tightening rule placeopt__design__instance__count__stdcell from 92393 to 74090. [INFO] Tightening rule cts__timing__setup__ws from -1.84 to -1.11. [INFO] Tightening rule cts__timing__setup__ws__pre_repair from -4.23 to -2.22. [INFO] Tightening rule cts__timing__setup__ws__post_repair from -4.16 to -2.22. [INFO] Tightening rule cts__design__instance__count__setup_buffer from 4019 to 3221. [INFO] Tightening rule cts__design__instance__count__hold_buffer from 4019 to 3221. [INFO] Tightening rule globalroute__timing__clock__slack from -0.89 to -0.64. [INFO] Tightening rule globalroute__timing__setup__ws from -0.9 to -0.64. [INFO] Tightening rule detailedroute__route__wirelength from 5334753 to 1430948. [INFO] Updating failing rule finish__timing__setup__ws from 0.0 to -0.16. [INFO] Tightening rule finish__design__instance__area from 734286 to 479371. sky130hd/riscv32i base [INFO] Updating failing rule finish__timing__drv__max_slew_limit from -0.57 to -0.94. intel16/aes base [INFO] Tightening rule placeopt__design__instance__area from 12187 to 12157. [INFO] Tightening rule placeopt__design__instance__count__stdcell from 19365 to 19354. [INFO] Tightening rule cts__timing__setup__ws from -716.86 to -694.67. [INFO] Tightening rule globalroute__timing__clock__slack from -473.71 to -419.99. [INFO] Tightening rule globalroute__timing__setup__ws from -473.72 to -419.99. [INFO] Tightening rule detailedroute__route__wirelength from 389344 to 386046. [INFO] Tightening rule finish__design__instance__area from 13870 to 13028. gf12/ariane base [INFO] Tightening rule placeopt__design__instance__count__stdcell from 228949 to 228821. [INFO] Tightening rule cts__timing__setup__ws__pre_repair from -1528.22 to -1423.98. [INFO] Tightening rule cts__timing__setup__ws__post_repair from -1528.22 to -1423.98. [INFO] Tightening rule detailedroute__route__wirelength from 3926159 to 3914961. tsmc65lp/bp_multi_top base [INFO] Tightening rule cts__design__instance__count__hold_buffer from 7209 to 7202. [INFO] Tightening rule globalroute__timing__clock__slack from -1.7 to -1.55. [INFO] Tightening rule globalroute__timing__setup__ws from -1.7 to -1.55. [INFO] Tightening rule detailedroute__route__wirelength from 6674526 to 6657816. [INFO] Tightening rule finish__timing__setup__ws from -1.27 to -1.1. [INFO] Tightening rule finish__timing__wns_percent_delay from -26.67 to -25.2. gf12/bp_single base [INFO] Tightening rule globalroute__timing__setup__ws from -510.85 to -450.39. [INFO] Tightening rule finish__design__instance__area from 537578 to 537443. [INFO] Tightening rule finish__timing__drv__max_slew_limit from -0.35 to -0.2. tsmc65lp/black_parrot base [INFO] Tightening rule placeopt__design__instance__area from 2098278 to 2096668. [INFO] Tightening rule placeopt__design__instance__count__stdcell from 182536 to 182510. [INFO] Tightening rule cts__timing__setup__ws__pre_repair from -4.24 to -4.08. [INFO] Tightening rule finish__design__instance__area from 2125683 to 2123740. gf12/ca53 base [INFO] Tightening rule cts__timing__setup__ws from -1048.79 to -622.02. [INFO] Tightening rule globalroute__timing__clock__slack from -628.63 to -109.68. [INFO] Tightening rule globalroute__timing__setup__ws from -628.64 to -109.68. [INFO] Tightening rule finish__timing__drv__max_slew_limit from -1.74 to -1.27. tsmc65lp/coyote base [INFO] Tightening rule placeopt__design__instance__area from 2999936 to 2998292. [INFO] Tightening rule placeopt__design__instance__count__stdcell from 377475 to 377413. [INFO] Tightening rule cts__timing__setup__ws from -1.58 to -1.42. [INFO] Tightening rule cts__timing__setup__ws__pre_repair from -1.51 to -1.38. [INFO] Tightening rule cts__timing__setup__ws__post_repair from -1.51 to -1.38. [INFO] Tightening rule detailedroute__route__wirelength from 15052759 to 15037355. [INFO] Tightening rule finish__design__instance__area from 3017945 to 3016254. tsmc65lp/dynamic_node base [INFO] Tightening rule placeopt__design__instance__area from 84285 to 84122. [INFO] Tightening rule placeopt__design__instance__count__stdcell from 11326 to 11321. [INFO] Tightening rule cts__timing__setup__ws__pre_repair from -3.86 to -3.8. [INFO] Tightening rule cts__timing__setup__ws__post_repair from -3.86 to -3.8. [INFO] Tightening rule cts__design__instance__count__setup_buffer from 493 to 492. [INFO] Tightening rule cts__design__instance__count__hold_buffer from 493 to 492. [INFO] Tightening rule detailedroute__route__wirelength from 443922 to 431858. [INFO] Tightening rule finish__design__instance__area from 86290 to 85724. [INFO] Tightening rule finish__timing__drv__hold_violation_count from 11 to 10. intel22/gcd base [INFO] Tightening rule cts__timing__setup__ws__pre_repair from -601.19 to -593.02. [INFO] Tightening rule cts__timing__setup__ws__post_repair from -601.19 to -593.02. [INFO] Tightening rule cts__design__instance__count__setup_buffer from 84 to 36. [INFO] Tightening rule globalroute__timing__clock__slack from -513.89 to -300.23. [INFO] Tightening rule globalroute__timing__setup__ws from -513.89 to -300.23. [INFO] Tightening rule detailedroute__route__wirelength from 3107 to 3104. [INFO] Tightening rule finish__timing__setup__ws from -73.18 to -53.06. [INFO] Tightening rule finish__design__instance__area from 306 to 289. gf12/ibex base [INFO] Tightening rule placeopt__design__instance__area from 7887 to 7882. [INFO] Tightening rule placeopt__design__instance__count__stdcell from 16619 to 16613. [INFO] Tightening rule cts__design__instance__count__setup_buffer from 723 to 722. [INFO] Tightening rule globalroute__timing__clock__slack from -98.01 to -68.36. [INFO] Tightening rule globalroute__timing__setup__ws from -98.02 to -68.36. [INFO] Tightening rule detailedroute__route__wirelength from 166615 to 162038. [INFO] Tightening rule finish__design__instance__area from 8679 to 8616. tsmc65lp/ibex base [INFO] Tightening rule placeopt__design__instance__area from 122909 to 122822. [INFO] Tightening rule placeopt__design__instance__count__stdcell from 15686 to 15685. [INFO] Tightening rule cts__timing__setup__ws from -1.78 to -1.75. intel22/jpeg base [INFO] Tightening rule placeopt__design__instance__area from 67173 to 66760. [INFO] Tightening rule placeopt__design__instance__count__stdcell from 78440 to 78402. [INFO] Tightening rule cts__design__instance__count__setup_buffer from 3412 to 3409. [INFO] Tightening rule cts__design__instance__count__hold_buffer from 3412 to 3409. [INFO] Tightening rule detailedroute__route__wirelength from 893467 to 879508. [INFO] Tightening rule finish__design__instance__area from 67457 to 66889. tsmc65lp/jpeg base [INFO] Tightening rule globalroute__timing__clock__slack from -0.82 to -0.64. [INFO] Tightening rule globalroute__timing__setup__ws from -0.83 to -0.64. [INFO] Tightening rule finish__timing__setup__ws from -0.28 to -0.16. gf12/swerv_wrapper base [INFO] Tightening rule cts__design__instance__count__hold_buffer from 14038 to 13868. [INFO] Tightening rule globalroute__timing__setup__ws from -34.36 to -33.75. tsmc65lp/swerv_wrapper base [INFO] Tightening rule cts__timing__setup__ws from -1.99 to -1.97. gf12/tinyRocket base [INFO] Tightening rule placeopt__design__instance__area from 18742 to 18670. [INFO] Tightening rule placeopt__design__instance__count__stdcell from 32538 to 32460. [INFO] Tightening rule cts__design__instance__count__setup_buffer from 1415 to 1411. [INFO] Tightening rule cts__design__instance__count__hold_buffer from 1415 to 1411. [INFO] Tightening rule globalroute__timing__clock__slack from -152.06 to -140.97. [INFO] Tightening rule globalroute__timing__setup__ws from -152.06 to -140.97. [INFO] Tightening rule detailedroute__route__wirelength from 438562 to 436793. [INFO] Tightening rule finish__timing__setup__ws from -111.58 to -100.84. [INFO] Tightening rule finish__design__instance__area from 19052 to 18961. Signed-off-by: Vitor Bandeira <[email protected]>
1 parent 17d6d54 commit 2667b3f

File tree

70 files changed

+7042
-6682
lines changed

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

70 files changed

+7042
-6682
lines changed

flow/designs/asap7/aes/metadata-base-ok.json

Lines changed: 93 additions & 91 deletions
Original file line numberDiff line numberDiff line change
@@ -38,10 +38,10 @@
3838
"cts__design__instance__displacement__max": 8.091,
3939
"cts__design__instance__displacement__mean": 0.17,
4040
"cts__design__instance__displacement__total": 4275.19,
41-
"cts__design__instance__utilization": 0.494227,
41+
"cts__design__instance__utilization": 0.494228,
4242
"cts__design__instance__utilization__post_repair": 0.453302,
4343
"cts__design__instance__utilization__pre_repair": 0.453302,
44-
"cts__design__instance__utilization__stdcell": 0.494227,
44+
"cts__design__instance__utilization__stdcell": 0.494228,
4545
"cts__design__instance__utilization__stdcell__post_repair": 0.453302,
4646
"cts__design__instance__utilization__stdcell__pre_repair": 0.453302,
4747
"cts__design__io": 388,
@@ -68,8 +68,8 @@
6868
"cts__timing__drv__max_cap__post_repair": 0,
6969
"cts__timing__drv__max_cap__pre_repair": 0,
7070
"cts__timing__drv__max_cap_limit": 0.702974,
71-
"cts__timing__drv__max_cap_limit__post_repair": 0.705526,
72-
"cts__timing__drv__max_cap_limit__pre_repair": 0.705526,
71+
"cts__timing__drv__max_cap_limit__post_repair": 0.705525,
72+
"cts__timing__drv__max_cap_limit__pre_repair": 0.705525,
7373
"cts__timing__drv__max_fanout": 0,
7474
"cts__timing__drv__max_fanout__post_repair": 0,
7575
"cts__timing__drv__max_fanout__pre_repair": 0,
@@ -85,13 +85,13 @@
8585
"cts__timing__drv__setup_violation_count": 230,
8686
"cts__timing__drv__setup_violation_count__post_repair": 369,
8787
"cts__timing__drv__setup_violation_count__pre_repair": 369,
88-
"cts__timing__setup__tns": -5.06562e-09,
89-
"cts__timing__setup__tns__post_repair": -2.56512e-08,
90-
"cts__timing__setup__tns__pre_repair": -2.56512e-08,
91-
"cts__timing__setup__ws": -3.22056e-11,
92-
"cts__timing__setup__ws__post_repair": -1.52815e-10,
93-
"cts__timing__setup__ws__pre_repair": -1.52815e-10,
94-
"detailedplace__cpu__total": 13.24,
88+
"cts__timing__setup__tns": -5065.62,
89+
"cts__timing__setup__tns__post_repair": -25651.2,
90+
"cts__timing__setup__tns__pre_repair": -25651.2,
91+
"cts__timing__setup__ws": -32.2056,
92+
"cts__timing__setup__ws__post_repair": -152.815,
93+
"cts__timing__setup__ws__pre_repair": -152.815,
94+
"detailedplace__cpu__total": 14.5,
9595
"detailedplace__design__core__area": 5569.33,
9696
"detailedplace__design__die__area": 6214.96,
9797
"detailedplace__design__instance__area": 2499.3,
@@ -107,55 +107,57 @@
107107
"detailedplace__design__instance__utilization__stdcell": 0.448762,
108108
"detailedplace__design__io": 388,
109109
"detailedplace__design__violations": 0,
110-
"detailedplace__mem__peak": 261044.0,
110+
"detailedplace__mem__peak": 261076.0,
111111
"detailedplace__power__internal__total": 0.0094522,
112112
"detailedplace__power__leakage__total": 3.10845e-06,
113113
"detailedplace__power__switching__total": 0.0142072,
114114
"detailedplace__power__total": 0.0236625,
115115
"detailedplace__route__wirelength__estimated": 75342.8,
116-
"detailedplace__runtime__total": "0:13.38",
116+
"detailedplace__runtime__total": "0:14.62",
117117
"detailedplace__timing__drv__hold_violation_count": 0,
118118
"detailedplace__timing__drv__max_cap": 0,
119-
"detailedplace__timing__drv__max_cap_limit": 0.705526,
119+
"detailedplace__timing__drv__max_cap_limit": 0.705525,
120120
"detailedplace__timing__drv__max_fanout": 0,
121121
"detailedplace__timing__drv__max_fanout_limit": 1e+30,
122122
"detailedplace__timing__drv__max_slew": 0,
123123
"detailedplace__timing__drv__max_slew_limit": 0.413506,
124124
"detailedplace__timing__drv__setup_violation_count": 374,
125-
"detailedplace__timing__setup__tns": -2.52595e-08,
126-
"detailedplace__timing__setup__ws": -1.47466e-10,
125+
"detailedplace__timing__setup__tns": -25259.5,
126+
"detailedplace__timing__setup__ws": -147.466,
127127
"detailedroute__route__drc_errors": 0,
128-
"detailedroute__route__drc_errors__iter:1": 25808,
129-
"detailedroute__route__drc_errors__iter:10": 5,
130-
"detailedroute__route__drc_errors__iter:11": 0,
131-
"detailedroute__route__drc_errors__iter:2": 13828,
132-
"detailedroute__route__drc_errors__iter:3": 13438,
133-
"detailedroute__route__drc_errors__iter:4": 1069,
134-
"detailedroute__route__drc_errors__iter:5": 163,
135-
"detailedroute__route__drc_errors__iter:6": 51,
136-
"detailedroute__route__drc_errors__iter:7": 14,
137-
"detailedroute__route__drc_errors__iter:8": 8,
138-
"detailedroute__route__drc_errors__iter:9": 8,
128+
"detailedroute__route__drc_errors__iter:1": 15506,
129+
"detailedroute__route__drc_errors__iter:10": 1,
130+
"detailedroute__route__drc_errors__iter:11": 1,
131+
"detailedroute__route__drc_errors__iter:12": 0,
132+
"detailedroute__route__drc_errors__iter:2": 8823,
133+
"detailedroute__route__drc_errors__iter:3": 8902,
134+
"detailedroute__route__drc_errors__iter:4": 632,
135+
"detailedroute__route__drc_errors__iter:5": 108,
136+
"detailedroute__route__drc_errors__iter:6": 21,
137+
"detailedroute__route__drc_errors__iter:7": 8,
138+
"detailedroute__route__drc_errors__iter:8": 6,
139+
"detailedroute__route__drc_errors__iter:9": 3,
139140
"detailedroute__route__net": 24548,
140141
"detailedroute__route__net__special": 2,
141-
"detailedroute__route__vias": 219178,
142+
"detailedroute__route__vias": 216518,
142143
"detailedroute__route__vias__multicut": 0,
143-
"detailedroute__route__vias__singlecut": 219178,
144-
"detailedroute__route__wirelength": 103451,
145-
"detailedroute__route__wirelength__iter:1": 104454,
146-
"detailedroute__route__wirelength__iter:10": 103452,
147-
"detailedroute__route__wirelength__iter:11": 103451,
148-
"detailedroute__route__wirelength__iter:2": 103960,
149-
"detailedroute__route__wirelength__iter:3": 103720,
150-
"detailedroute__route__wirelength__iter:4": 103483,
151-
"detailedroute__route__wirelength__iter:5": 103462,
152-
"detailedroute__route__wirelength__iter:6": 103457,
153-
"detailedroute__route__wirelength__iter:7": 103451,
154-
"detailedroute__route__wirelength__iter:8": 103453,
155-
"detailedroute__route__wirelength__iter:9": 103452,
156-
"finish__clock__skew__hold": -17.5061,
157-
"finish__clock__skew__setup": -16.9421,
158-
"finish__cpu__total": 48.58,
144+
"detailedroute__route__vias__singlecut": 216518,
145+
"detailedroute__route__wirelength": 103209,
146+
"detailedroute__route__wirelength__iter:1": 104044,
147+
"detailedroute__route__wirelength__iter:10": 103209,
148+
"detailedroute__route__wirelength__iter:11": 103209,
149+
"detailedroute__route__wirelength__iter:12": 103209,
150+
"detailedroute__route__wirelength__iter:2": 103613,
151+
"detailedroute__route__wirelength__iter:3": 103429,
152+
"detailedroute__route__wirelength__iter:4": 103256,
153+
"detailedroute__route__wirelength__iter:5": 103229,
154+
"detailedroute__route__wirelength__iter:6": 103214,
155+
"detailedroute__route__wirelength__iter:7": 103211,
156+
"detailedroute__route__wirelength__iter:8": 103209,
157+
"detailedroute__route__wirelength__iter:9": 103208,
158+
"finish__clock__skew__hold": 17.025,
159+
"finish__clock__skew__setup": 16.5314,
160+
"finish__cpu__total": 49.79,
159161
"finish__design__core__area": 5569.33,
160162
"finish__design__die__area": 6214.96,
161163
"finish__design__instance__area": 2905.21,
@@ -167,24 +169,24 @@
167169
"finish__design__instance__utilization": 0.521645,
168170
"finish__design__instance__utilization__stdcell": 0.521645,
169171
"finish__design__io": 388,
170-
"finish__mem__peak": 1544436.0,
171-
"finish__power__internal__total": 0.0110457,
172+
"finish__mem__peak": 1541532.0,
173+
"finish__power__internal__total": 0.0110424,
172174
"finish__power__leakage__total": 3.45733e-06,
173-
"finish__power__switching__total": 0.0162639,
174-
"finish__power__total": 0.027313,
175-
"finish__runtime__total": "0:49.29",
175+
"finish__power__switching__total": 0.0162117,
176+
"finish__power__total": 0.0272575,
177+
"finish__runtime__total": "0:50.56",
176178
"finish__timing__drv__hold_violation_count": 1.0,
177179
"finish__timing__drv__max_cap": 0,
178-
"finish__timing__drv__max_cap_limit": 0.69317,
180+
"finish__timing__drv__max_cap_limit": 0.697007,
179181
"finish__timing__drv__max_fanout": 0,
180182
"finish__timing__drv__max_fanout_limit": 1e+30,
181183
"finish__timing__drv__max_slew": 0,
182-
"finish__timing__drv__max_slew_limit": 0.0513232,
184+
"finish__timing__drv__max_slew_limit": 0.0984712,
183185
"finish__timing__drv__setup_violation_count": 1.0,
184-
"finish__timing__setup__tns": -3.36515e-10,
185-
"finish__timing__setup__ws": -1.94378e-11,
186-
"finish__timing__wns_percent_delay": -3.582871,
187-
"floorplan__cpu__total": 1.91,
186+
"finish__timing__setup__tns": -98.0731,
187+
"finish__timing__setup__ws": -10.5579,
188+
"finish__timing__wns_percent_delay": -1.98732,
189+
"floorplan__cpu__total": 2.06,
188190
"floorplan__design__core__area": 5569.33,
189191
"floorplan__design__die__area": 6214.96,
190192
"floorplan__design__instance__area": 2128.42,
@@ -196,15 +198,15 @@
196198
"floorplan__design__instance__utilization": 0.382168,
197199
"floorplan__design__instance__utilization__stdcell": 0.382168,
198200
"floorplan__design__io": 388,
199-
"floorplan__mem__peak": 187356.0,
201+
"floorplan__mem__peak": 187336.0,
200202
"floorplan__power__internal__total": 0.00896928,
201203
"floorplan__power__leakage__total": 2.52794e-06,
202204
"floorplan__power__switching__total": 0.00973854,
203205
"floorplan__power__total": 0.0187103,
204-
"floorplan__runtime__total": "0:02.00",
205-
"floorplan__timing__setup__tns": -2.10064e-07,
206-
"floorplan__timing__setup__ws": -1.77733e-09,
207-
"globalplace__cpu__total": 14.96,
206+
"floorplan__runtime__total": "0:02.16",
207+
"floorplan__timing__setup__tns": -210064,
208+
"floorplan__timing__setup__ws": -1777.33,
209+
"globalplace__cpu__total": 16.55,
208210
"globalplace__design__core__area": 5569.33,
209211
"globalplace__design__die__area": 6214.96,
210212
"globalplace__design__instance__area": 2152.62,
@@ -216,18 +218,18 @@
216218
"globalplace__design__instance__utilization": 0.386514,
217219
"globalplace__design__instance__utilization__stdcell": 0.386514,
218220
"globalplace__design__io": 388,
219-
"globalplace__mem__peak": 257668.0,
221+
"globalplace__mem__peak": 257592.0,
220222
"globalplace__power__internal__total": 0.0091484,
221223
"globalplace__power__leakage__total": 2.52794e-06,
222224
"globalplace__power__switching__total": 0.0121102,
223225
"globalplace__power__total": 0.0212611,
224-
"globalplace__runtime__total": "0:15.11",
225-
"globalplace__timing__setup__tns": -4.00555e-07,
226-
"globalplace__timing__setup__ws": -2.55945e-09,
226+
"globalplace__runtime__total": "0:16.70",
227+
"globalplace__timing__setup__tns": -400555,
228+
"globalplace__timing__setup__ws": -2559.45,
227229
"globalroute__antenna__violating__nets": 0,
228230
"globalroute__antenna__violating__pins": 0,
229-
"globalroute__clock__skew__hold": 13.7387,
230-
"globalroute__clock__skew__setup": 13.7387,
231+
"globalroute__clock__skew__hold": 12.5418,
232+
"globalroute__clock__skew__setup": 12.5418,
231233
"globalroute__design__core__area": 5569.33,
232234
"globalroute__design__die__area": 6214.96,
233235
"globalroute__design__instance__area": 2905.21,
@@ -239,22 +241,22 @@
239241
"globalroute__design__instance__utilization": 0.521645,
240242
"globalroute__design__instance__utilization__stdcell": 0.521645,
241243
"globalroute__design__io": 388,
242-
"globalroute__power__internal__total": 0.0110386,
244+
"globalroute__power__internal__total": 0.0110307,
243245
"globalroute__power__leakage__total": 3.45733e-06,
244-
"globalroute__power__switching__total": 0.0164636,
245-
"globalroute__power__total": 0.0275057,
246-
"globalroute__timing__clock__slack": -55.865,
247-
"globalroute__timing__drv__hold_violation_count": 2,
246+
"globalroute__power__switching__total": 0.0164361,
247+
"globalroute__power__total": 0.0274703,
248+
"globalroute__timing__clock__slack": -50.897,
249+
"globalroute__timing__drv__hold_violation_count": 0,
248250
"globalroute__timing__drv__max_cap": 0,
249251
"globalroute__timing__drv__max_cap_limit": 0.689688,
250252
"globalroute__timing__drv__max_fanout": 0,
251253
"globalroute__timing__drv__max_fanout_limit": 1e+30,
252254
"globalroute__timing__drv__max_slew": 0,
253-
"globalroute__timing__drv__max_slew_limit": 0.286272,
254-
"globalroute__timing__drv__setup_violation_count": 249,
255-
"globalroute__timing__setup__tns": -8.82932e-09,
256-
"globalroute__timing__setup__ws": -5.58651e-11,
257-
"placeopt__cpu__total": 14.96,
255+
"globalroute__timing__drv__max_slew_limit": 0.404617,
256+
"globalroute__timing__drv__setup_violation_count": 242,
257+
"globalroute__timing__setup__tns": -7506.23,
258+
"globalroute__timing__setup__ws": -50.8968,
259+
"placeopt__cpu__total": 16.55,
258260
"placeopt__design__core__area": 5569.33,
259261
"placeopt__design__core__area__pre_opt": 5569.33,
260262
"placeopt__design__die__area": 6214.96,
@@ -277,7 +279,7 @@
277279
"placeopt__design__instance__utilization__stdcell__pre_opt": 0.386514,
278280
"placeopt__design__io": 388,
279281
"placeopt__design__io__pre_opt": 388,
280-
"placeopt__mem__peak": 257668.0,
282+
"placeopt__mem__peak": 257592.0,
281283
"placeopt__power__internal__total": 0.00943309,
282284
"placeopt__power__internal__total__pre_opt": 0.0091484,
283285
"placeopt__power__leakage__total": 3.10845e-06,
@@ -286,7 +288,7 @@
286288
"placeopt__power__switching__total__pre_opt": 0.0121102,
287289
"placeopt__power__total": 0.0235961,
288290
"placeopt__power__total__pre_opt": 0.0212611,
289-
"placeopt__runtime__total": "0:15.11",
291+
"placeopt__runtime__total": "0:16.70",
290292
"placeopt__timing__drv__hold_violation_count": 0,
291293
"placeopt__timing__drv__max_cap": 0,
292294
"placeopt__timing__drv__max_cap_limit": 0.704258,
@@ -295,15 +297,15 @@
295297
"placeopt__timing__drv__max_slew": 0,
296298
"placeopt__timing__drv__max_slew_limit": 0.402186,
297299
"placeopt__timing__drv__setup_violation_count": 377,
298-
"placeopt__timing__setup__tns": -2.52029e-08,
299-
"placeopt__timing__setup__tns__pre_opt": -4.00555e-07,
300-
"placeopt__timing__setup__ws": -1.46788e-10,
301-
"placeopt__timing__setup__ws__pre_opt": -2.55945e-09,
300+
"placeopt__timing__setup__tns": -25202.9,
301+
"placeopt__timing__setup__tns__pre_opt": -400555,
302+
"placeopt__timing__setup__ws": -146.788,
303+
"placeopt__timing__setup__ws__pre_opt": -2559.45,
302304
"run__flow__design": "aes",
303-
"run__flow__generate_date": "2023-01-12 16:46",
305+
"run__flow__generate_date": "2023-01-20 21:35",
304306
"run__flow__metrics_version": "Metrics_2.1.2",
305307
"run__flow__openroad_commit": "N/A",
306-
"run__flow__openroad_version": "v2.0-6427-gc55c16c98",
308+
"run__flow__openroad_version": "v2.0-6565-g7d2bade83",
307309
"run__flow__platform": "asap7",
308310
"run__flow__platform__capacitance_units": "1fF",
309311
"run__flow__platform__current_units": "1mA",
@@ -312,14 +314,14 @@
312314
"run__flow__platform__resistance_units": "1kohm",
313315
"run__flow__platform__time_units": "1ps",
314316
"run__flow__platform__voltage_units": "1v",
315-
"run__flow__platform_commit": "c364fa37a78b3fee858661f594e4c3fe3216c6cf",
316-
"run__flow__scripts_commit": "c364fa37a78b3fee858661f594e4c3fe3216c6cf",
317-
"run__flow__uuid": "d8d22c0a-8366-4d1f-a85b-ae81e9aa28d2",
317+
"run__flow__platform_commit": "17d6d54f0bf6f520a9e6a7a6d576f587c6742c79",
318+
"run__flow__scripts_commit": "17d6d54f0bf6f520a9e6a7a6d576f587c6742c79",
319+
"run__flow__uuid": "022a4763-620a-4663-80cd-540e6cd9dd34",
318320
"run__flow__variant": "base",
319-
"synth__cpu__total": 119.56,
321+
"synth__cpu__total": 130.87,
320322
"synth__design__instance__area__stdcell": 2240.12952,
321323
"synth__design__instance__count__stdcell": 22235.0,
322-
"synth__mem__peak": 707512.0,
323-
"synth__runtime__total": "2:01.59",
324-
"total_time": "0:03:36.480000"
324+
"synth__mem__peak": 706964.0,
325+
"synth__runtime__total": "2:13.12",
326+
"total_time": "0:03:53.860000"
325327
}

flow/designs/asap7/aes/rules-base.json

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -24,11 +24,11 @@
2424
"compare": ">="
2525
},
2626
"cts__timing__setup__ws__pre_repair": {
27-
"value": -100.0,
27+
"value": -252.81,
2828
"compare": ">="
2929
},
3030
"cts__timing__setup__ws__post_repair": {
31-
"value": -100.0,
31+
"value": -252.81,
3232
"compare": ">="
3333
},
3434
"cts__design__instance__count__setup_buffer": {
@@ -40,11 +40,11 @@
4040
"compare": "<="
4141
},
4242
"globalroute__timing__clock__slack": {
43-
"value": -75.86,
43+
"value": -70.89,
4444
"compare": ">="
4545
},
4646
"globalroute__timing__setup__ws": {
47-
"value": -20.0,
47+
"value": -70.89,
4848
"compare": ">="
4949
},
5050
"detailedroute__route__wirelength": {

0 commit comments

Comments
 (0)