Skip to content

Commit 4217820

Browse files
authored
Merge pull request #3160 from eder-matheus/secure-yosys0.53
Update Yosys version to 0.53
2 parents 43741f6 + fdacc96 commit 4217820

File tree

16 files changed

+38
-51
lines changed

16 files changed

+38
-51
lines changed

docker/Dockerfile.builder

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -19,8 +19,8 @@ COPY --link tools tools
1919
ARG numThreads=$(nproc)
2020
2121
RUN echo "" > tools/yosys/abc/.gitcommit && \
22-
env CFLAGS="-D__TIME__=0 -D__DATE__=0 -D__TIMESTAMP__=0 -Wno-builtin-macro-redefined" \
23-
CXXFLAGS="-D__TIME__=0 -D__DATE__=0 -D__TIMESTAMP__=0 -Wno-builtin-macro-redefined" \
22+
env CFLAGS="-Wno-builtin-macro-redefined" \
23+
CXXFLAGS="-Wno-builtin-macro-redefined" \
2424
./build_openroad.sh --no_init --local --threads ${numThreads}
2525

2626
FROM orfs-base

docker/Dockerfile.dev

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -15,8 +15,8 @@ COPY InstallerOpenROAD.sh \
1515
ARG options=""
1616
ARG constantBuildDir="-constant-build-dir"
1717

18-
ENV CFLAGS="-D__TIME__=0 -D__DATE__=0 -D__TIMESTAMP__=0 -Wno-builtin-macro-redefined"
19-
ENV CXXFLAGS="-D__TIME__=0 -D__DATE__=0 -D__TIMESTAMP__=0 -Wno-builtin-macro-redefined"
18+
ENV CFLAGS="-Wno-builtin-macro-redefined"
19+
ENV CXXFLAGS="-Wno-builtin-macro-redefined"
2020

2121
RUN ./DependencyInstaller.sh -base $options $constantBuildDir \
2222
&& ./DependencyInstaller.sh -common $options $constantBuildDir \

flow/designs/asap7/aes-block/rules-base.json

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -24,15 +24,15 @@
2424
"compare": "<="
2525
},
2626
"cts__design__instance__count__hold_buffer": {
27-
"value": 1491,
27+
"value": 1059,
2828
"compare": "<="
2929
},
3030
"globalroute__antenna_diodes_count": {
3131
"value": 0,
3232
"compare": "<="
3333
},
3434
"detailedroute__route__wirelength": {
35-
"value": 71923,
35+
"value": 82802,
3636
"compare": "<="
3737
},
3838
"detailedroute__route__drc_errors": {
@@ -48,7 +48,7 @@
4848
"compare": "<="
4949
},
5050
"finish__timing__setup__ws": {
51-
"value": -118.73,
51+
"value": -100.58,
5252
"compare": ">="
5353
},
5454
"finish__design__instance__area": {
@@ -60,7 +60,7 @@
6060
"compare": "<="
6161
},
6262
"finish__timing__drv__hold_violation_count": {
63-
"value": 419,
63+
"value": 335,
6464
"compare": "<="
6565
},
6666
"finish__timing__wns_percent_delay": {

flow/designs/asap7/riscv32i-mock-sram/rules-base.json

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -32,7 +32,7 @@
3232
"compare": "<="
3333
},
3434
"detailedroute__route__wirelength": {
35-
"value": 127446,
35+
"value": 148204,
3636
"compare": "<="
3737
},
3838
"detailedroute__route__drc_errors": {
@@ -48,11 +48,11 @@
4848
"compare": "<="
4949
},
5050
"finish__timing__setup__ws": {
51-
"value": -103.06,
51+
"value": -187.67,
5252
"compare": ">="
5353
},
5454
"finish__design__instance__area": {
55-
"value": 2307,
55+
"value": 2667,
5656
"compare": "<="
5757
},
5858
"finish__timing__drv__setup_violation_count": {
@@ -64,7 +64,7 @@
6464
"compare": "<="
6565
},
6666
"finish__timing__wns_percent_delay": {
67-
"value": -10.0,
67+
"value": -22.19,
6868
"compare": ">="
6969
}
7070
}

flow/designs/gf12/swerv_wrapper/config.mk

Lines changed: 0 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -4,12 +4,6 @@ export PLATFORM = gf12
44
export SYNTH_MINIMUM_KEEP_SIZE ?= 10000
55
export SYNTH_HIERARCHICAL = 1
66

7-
# RTL_MP Settings
8-
export RTLMP_MAX_INST = 25000
9-
export RTLMP_MIN_INST = 5000
10-
export RTLMP_MAX_MACRO = 12
11-
export RTLMP_MIN_MACRO = 4
12-
137
export VERILOG_FILES = $(DESIGN_HOME)/src/swerv/swerv_wrapper.sv2v.v \
148
$(DESIGN_HOME)/$(PLATFORM)/$(DESIGN_NAME)/macros.v
159
export SDC_FILE = $(DESIGN_HOME)/$(PLATFORM)/$(DESIGN_NAME)/constraint.sdc

flow/designs/ihp-sg13g2/aes/rules-base.json

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -40,15 +40,15 @@
4040
"compare": "<="
4141
},
4242
"detailedroute__antenna__violating__nets": {
43-
"value": 39,
43+
"value": 38,
4444
"compare": "<="
4545
},
4646
"detailedroute__antenna_diodes_count": {
4747
"value": 5,
4848
"compare": "<="
4949
},
5050
"finish__timing__setup__ws": {
51-
"value": 0.0,
51+
"value": -0.28,
5252
"compare": ">="
5353
},
5454
"finish__design__instance__area": {

flow/designs/ihp-sg13g2/i2c-gpio-expander/rules-base.json

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -28,7 +28,7 @@
2828
"compare": "<="
2929
},
3030
"globalroute__antenna_diodes_count": {
31-
"value": 14,
31+
"value": 22,
3232
"compare": "<="
3333
},
3434
"detailedroute__route__wirelength": {

flow/designs/ihp-sg13g2/ibex/rules-base.json

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -28,7 +28,7 @@
2828
"compare": "<="
2929
},
3030
"globalroute__antenna_diodes_count": {
31-
"value": 428,
31+
"value": 1270,
3232
"compare": "<="
3333
},
3434
"detailedroute__route__wirelength": {
@@ -48,7 +48,7 @@
4848
"compare": "<="
4949
},
5050
"finish__timing__setup__ws": {
51-
"value": -1.1,
51+
"value": -0.9,
5252
"compare": ">="
5353
},
5454
"finish__design__instance__area": {
@@ -64,7 +64,7 @@
6464
"compare": "<="
6565
},
6666
"finish__timing__wns_percent_delay": {
67-
"value": -22.29,
67+
"value": -15.72,
6868
"compare": ">="
6969
}
7070
}

flow/designs/nangate45/mempool_group/rules-base.json

Lines changed: 3 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -48,24 +48,23 @@
4848
"compare": "<="
4949
},
5050
"finish__timing__setup__ws": {
51-
52-
"value": -2.35,
51+
"value": -2.34,
5352
"compare": ">="
5453
},
5554
"finish__design__instance__area": {
5655
"value": 331160,
5756
"compare": "<="
5857
},
5958
"finish__timing__drv__setup_violation_count": {
60-
"value": 7094,
59+
"value": 7210,
6160
"compare": "<="
6261
},
6362
"finish__timing__drv__hold_violation_count": {
6463
"value": 100,
6564
"compare": "<="
6665
},
6766
"finish__timing__wns_percent_delay": {
68-
"value": -109.25,
67+
"value": -109.23,
6968
"compare": ">="
7069
}
7170
}

flow/designs/nangate45/swerv_wrapper/config.mk

Lines changed: 0 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -1,12 +1,6 @@
11
export DESIGN_NAME = swerv_wrapper
22
export PLATFORM = nangate45
33

4-
# RTL_MP Settings
5-
export RTLMP_MAX_INST = 30000
6-
export RTLMP_MIN_INST = 5000
7-
export RTLMP_MAX_MACRO = 12
8-
export RTLMP_MIN_MACRO = 4
9-
104
export VERILOG_FILES = $(DESIGN_HOME)/src/swerv/swerv_wrapper.sv2v.v \
115
$(DESIGN_HOME)/$(PLATFORM)/swerv/macros.v
126
export SDC_FILE = $(DESIGN_HOME)/$(PLATFORM)/swerv_wrapper/constraint.sdc

0 commit comments

Comments
 (0)