update private ci metrics for tns5

intel16/aes
[INFO] Tightening rule synth__design__instance__area__stdcell from 7642 to 7641.73.
[INFO] Updating failing rule cts__design__instance__count__setup_buffer from 1034 to 1186.
[INFO] Tightening rule globalroute__timing__clock__slack from -419.99 to -419.5.
[INFO] Tightening rule globalroute__timing__setup__ws from -419.99 to -419.5.

intel22/ibex
[INFO] Updating failing rule cts__design__instance__count__setup_buffer from 900 to 994.
[INFO] Tightening rule finish__timing__setup__ws from -495.71 to -382.31.
[INFO] Tightening rule finish__timing__wns_percent_delay from -22.11 to -17.17.

Signed-off-by: Matt Liberty <[email protected]>

Author: maliberty

flow/designs/intel16/aes/metadata-base-ok.json

@@ -15,52 +15,40 @@
   "cts__design__die__area": 62500,
   "cts__design__die__area__post_repair": 62500,
   "cts__design__die__area__pre_repair": 62500,
-  "cts__design__instance__area": 11328.8,
+  "cts__design__instance__area": 11471.1,
   "cts__design__instance__area__macros": 0,
   "cts__design__instance__area__macros__post_repair": 0,
   "cts__design__instance__area__macros__pre_repair": 0,
   "cts__design__instance__area__post_repair": 10583.9,
   "cts__design__instance__area__pre_repair": 10583.9,
-  "cts__design__instance__area__stdcell": 11328.8,
+  "cts__design__instance__area__stdcell": 11471.1,
   "cts__design__instance__area__stdcell__post_repair": 10583.9,
   "cts__design__instance__area__stdcell__pre_repair": 10583.9,
-  "cts__design__instance__count": 18352,
+  "cts__design__instance__count": 18469,
   "cts__design__instance__count__hold_buffer": 535.0,
   "cts__design__instance__count__macros": 0,
   "cts__design__instance__count__macros__post_repair": 0,
   "cts__design__instance__count__macros__pre_repair": 0,
   "cts__design__instance__count__post_repair": 16856,
   "cts__design__instance__count__pre_repair": 16856,
-  "cts__design__instance__count__setup_buffer": 961.0,
-  "cts__design__instance__count__stdcell": 18352,
+  "cts__design__instance__count__setup_buffer": 1078.0,
+  "cts__design__instance__count__stdcell": 18469,
   "cts__design__instance__count__stdcell__post_repair": 16856,
   "cts__design__instance__count__stdcell__pre_repair": 16856,
   "cts__design__instance__displacement__max": 6.48,
-  "cts__design__instance__displacement__mean": 0.1065,
-  "cts__design__instance__displacement__total": 2129.68,
-  "cts__design__instance__utilization": 0.186921,
+  "cts__design__instance__displacement__mean": 0.1125,
+  "cts__design__instance__displacement__total": 2259.26,
+  "cts__design__instance__utilization": 0.189269,
   "cts__design__instance__utilization__post_repair": 0.17463,
   "cts__design__instance__utilization__pre_repair": 0.17463,
-  "cts__design__instance__utilization__stdcell": 0.186921,
+  "cts__design__instance__utilization__stdcell": 0.189269,
   "cts__design__instance__utilization__stdcell__post_repair": 0.17463,
   "cts__design__instance__utilization__stdcell__pre_repair": 0.17463,
   "cts__design__io": 388,
   "cts__design__io__post_repair": 388,
   "cts__design__io__pre_repair": 388,
   "cts__design__violations": 0,
-  "cts__power__internal__total": 0.00404127,
-  "cts__power__internal__total__post_repair": 0.00392691,
-  "cts__power__internal__total__pre_repair": 0.00392691,
-  "cts__power__leakage__total": 1.41037e-08,
-  "cts__power__leakage__total__post_repair": 1.31343e-08,
-  "cts__power__leakage__total__pre_repair": 1.31343e-08,
-  "cts__power__switching__total": 0.00465414,
-  "cts__power__switching__total__post_repair": 0.00475504,
-  "cts__power__switching__total__pre_repair": 0.00475504,
-  "cts__power__total": 0.00869543,
-  "cts__power__total__post_repair": 0.00868197,
-  "cts__power__total__pre_repair": 0.00868197,
-  "cts__route__wirelength__estimated": 260387,
+  "cts__route__wirelength__estimated": 264209,
   "cts__timing__drv__hold_violation_count": 0,
   "cts__timing__drv__hold_violation_count__post_repair": 273,
   "cts__timing__drv__hold_violation_count__pre_repair": 273,
@@ -82,16 +70,16 @@
   "cts__timing__drv__max_slew_limit": 0.153056,
   "cts__timing__drv__max_slew_limit__post_repair": 0.159357,
   "cts__timing__drv__max_slew_limit__pre_repair": 0.159357,
-  "cts__timing__drv__setup_violation_count": 145,
+  "cts__timing__drv__setup_violation_count": 114,
   "cts__timing__drv__setup_violation_count__post_repair": 387,
   "cts__timing__drv__setup_violation_count__pre_repair": 387,
-  "cts__timing__setup__tns": -12439.1,
+  "cts__timing__setup__tns": -7554.59,
   "cts__timing__setup__tns__post_repair": -295651,
   "cts__timing__setup__tns__pre_repair": -295651,
   "cts__timing__setup__ws": -169.677,
   "cts__timing__setup__ws__post_repair": -1400.58,
   "cts__timing__setup__ws__pre_repair": -1400.58,
-  "detailedplace__cpu__total": 17.19,
+  "detailedplace__cpu__total": 15.18,
   "detailedplace__design__core__area": 60607.3,
   "detailedplace__design__die__area": 62500,
   "detailedplace__design__instance__area": 10571.7,
@@ -107,13 +95,9 @@
   "detailedplace__design__instance__utilization__stdcell": 0.17443,
   "detailedplace__design__io": 388,
   "detailedplace__design__violations": 0,
-  "detailedplace__mem__peak": 356368.0,
-  "detailedplace__power__internal__total": 0.00390845,
-  "detailedplace__power__leakage__total": 1.31114e-08,
-  "detailedplace__power__switching__total": 0.00456661,
-  "detailedplace__power__total": 0.00847507,
+  "detailedplace__mem__peak": 352300.0,
   "detailedplace__route__wirelength__estimated": 264814,
-  "detailedplace__runtime__total": "0:17.52",
+  "detailedplace__runtime__total": "0:15.52",
   "detailedplace__timing__drv__hold_violation_count": 0,
   "detailedplace__timing__drv__max_cap": 0,
   "detailedplace__timing__drv__max_cap_limit": 0.189783,
@@ -125,66 +109,62 @@
   "detailedplace__timing__setup__tns": -276334,
   "detailedplace__timing__setup__ws": -1305.21,
   "detailedroute__route__drc_errors": 0,
-  "detailedroute__route__drc_errors__iter:1": 18377,
-  "detailedroute__route__drc_errors__iter:10": 1,
+  "detailedroute__route__drc_errors__iter:1": 17325,
+  "detailedroute__route__drc_errors__iter:10": 3,
   "detailedroute__route__drc_errors__iter:11": 0,
-  "detailedroute__route__drc_errors__iter:2": 3285,
-  "detailedroute__route__drc_errors__iter:3": 2428,
-  "detailedroute__route__drc_errors__iter:4": 374,
-  "detailedroute__route__drc_errors__iter:5": 150,
-  "detailedroute__route__drc_errors__iter:6": 77,
-  "detailedroute__route__drc_errors__iter:7": 51,
-  "detailedroute__route__drc_errors__iter:8": 36,
-  "detailedroute__route__drc_errors__iter:9": 11,
-  "detailedroute__route__net": 18611,
+  "detailedroute__route__drc_errors__iter:2": 2674,
+  "detailedroute__route__drc_errors__iter:3": 1881,
+  "detailedroute__route__drc_errors__iter:4": 283,
+  "detailedroute__route__drc_errors__iter:5": 91,
+  "detailedroute__route__drc_errors__iter:6": 37,
+  "detailedroute__route__drc_errors__iter:7": 13,
+  "detailedroute__route__drc_errors__iter:8": 6,
+  "detailedroute__route__drc_errors__iter:9": 3,
+  "detailedroute__route__net": 18728,
   "detailedroute__route__net__special": 2,
-  "detailedroute__route__vias": 201707,
+  "detailedroute__route__vias": 203121,
   "detailedroute__route__vias__multicut": 0,
-  "detailedroute__route__vias__singlecut": 201707,
-  "detailedroute__route__wirelength": 335692,
-  "detailedroute__route__wirelength__iter:1": 337358,
-  "detailedroute__route__wirelength__iter:10": 335693,
-  "detailedroute__route__wirelength__iter:11": 335692,
-  "detailedroute__route__wirelength__iter:2": 336358,
-  "detailedroute__route__wirelength__iter:3": 335628,
-  "detailedroute__route__wirelength__iter:4": 335680,
-  "detailedroute__route__wirelength__iter:5": 335674,
-  "detailedroute__route__wirelength__iter:6": 335665,
-  "detailedroute__route__wirelength__iter:7": 335686,
-  "detailedroute__route__wirelength__iter:8": 335696,
-  "detailedroute__route__wirelength__iter:9": 335699,
-  "finish__clock__skew__hold": 104.649,
-  "finish__clock__skew__setup": 104.25,
-  "finish__cpu__total": 35.68,
+  "detailedroute__route__vias__singlecut": 203121,
+  "detailedroute__route__wirelength": 339654,
+  "detailedroute__route__wirelength__iter:1": 340960,
+  "detailedroute__route__wirelength__iter:10": 339656,
+  "detailedroute__route__wirelength__iter:11": 339654,
+  "detailedroute__route__wirelength__iter:2": 340245,
+  "detailedroute__route__wirelength__iter:3": 339618,
+  "detailedroute__route__wirelength__iter:4": 339634,
+  "detailedroute__route__wirelength__iter:5": 339651,
+  "detailedroute__route__wirelength__iter:6": 339653,
+  "detailedroute__route__wirelength__iter:7": 339655,
+  "detailedroute__route__wirelength__iter:8": 339649,
+  "detailedroute__route__wirelength__iter:9": 339655,
+  "finish__clock__skew__hold": 113.16,
+  "finish__clock__skew__setup": 112.762,
+  "finish__cpu__total": 32.61,
   "finish__design__core__area": 60607.3,
   "finish__design__die__area": 62500,
-  "finish__design__instance__area": 11328.8,
+  "finish__design__instance__area": 11471.1,
   "finish__design__instance__area__macros": 0,
-  "finish__design__instance__area__stdcell": 11328.8,
-  "finish__design__instance__count": 18352,
+  "finish__design__instance__area__stdcell": 11471.1,
+  "finish__design__instance__count": 18469,
   "finish__design__instance__count__macros": 0,
-  "finish__design__instance__count__stdcell": 18352,
-  "finish__design__instance__utilization": 0.186921,
-  "finish__design__instance__utilization__stdcell": 0.186921,
+  "finish__design__instance__count__stdcell": 18469,
+  "finish__design__instance__utilization": 0.189269,
+  "finish__design__instance__utilization__stdcell": 0.189269,
   "finish__design__io": 388,
-  "finish__mem__peak": 904144.0,
-  "finish__power__internal__total": 0.00419689,
-  "finish__power__leakage__total": 1.41037e-08,
-  "finish__power__switching__total": 0.00416594,
-  "finish__power__total": 0.00836284,
-  "finish__runtime__total": "0:37.75",
+  "finish__mem__peak": 725804.0,
+  "finish__runtime__total": "0:39.82",
   "finish__timing__drv__hold_violation_count": 0.0,
   "finish__timing__drv__max_cap": 0,
-  "finish__timing__drv__max_cap_limit": 0.932798,
+  "finish__timing__drv__max_cap_limit": 0.923894,
   "finish__timing__drv__max_fanout": 0,
   "finish__timing__drv__max_fanout_limit": 1e+30,
   "finish__timing__drv__max_slew": 0,
-  "finish__timing__drv__max_slew_limit": 0.716986,
+  "finish__timing__drv__max_slew_limit": 0.708727,
   "finish__timing__drv__setup_violation_count": 0.0,
   "finish__timing__setup__tns": 0,
-  "finish__timing__setup__ws": 70.2518,
-  "finish__timing__wns_percent_delay": 2.74316,
-  "floorplan__cpu__total": 2.22,
+  "finish__timing__setup__ws": 67.8277,
+  "finish__timing__wns_percent_delay": 2.709899,
+  "floorplan__cpu__total": 1.98,
   "floorplan__design__core__area": 60607.3,
   "floorplan__design__die__area": 62500,
   "floorplan__design__instance__area": 6095.78,
@@ -196,15 +176,11 @@
   "floorplan__design__instance__utilization": 0.100578,
   "floorplan__design__instance__utilization__stdcell": 0.100578,
   "floorplan__design__io": 388,
-  "floorplan__mem__peak": 219632.0,
-  "floorplan__power__internal__total": 0.00175487,
-  "floorplan__power__leakage__total": 4.61227e-09,
-  "floorplan__power__switching__total": 0.000867891,
-  "floorplan__power__total": 0.00262277,
-  "floorplan__runtime__total": "0:02.44",
+  "floorplan__mem__peak": 223760.0,
+  "floorplan__runtime__total": "0:02.12",
   "floorplan__timing__setup__tns": -353327,
   "floorplan__timing__setup__ws": -1704.6,
-  "globalplace__cpu__total": 23.22,
+  "globalplace__cpu__total": 20.02,
   "globalplace__design__core__area": 60607.3,
   "globalplace__design__die__area": 62500,
   "globalplace__design__instance__area": 6095.78,
@@ -216,45 +192,37 @@
   "globalplace__design__instance__utilization": 0.100578,
   "globalplace__design__instance__utilization__stdcell": 0.100578,
   "globalplace__design__io": 388,
-  "globalplace__mem__peak": 375644.0,
-  "globalplace__power__internal__total": 0.00172428,
-  "globalplace__power__leakage__total": 4.61227e-09,
-  "globalplace__power__switching__total": 0.0035815,
-  "globalplace__power__total": 0.00530578,
-  "globalplace__runtime__total": "0:23.64",
+  "globalplace__mem__peak": 373784.0,
+  "globalplace__runtime__total": "0:20.37",
   "globalplace__timing__setup__tns": -2933240.0,
   "globalplace__timing__setup__ws": -13808.5,
   "globalroute__antenna__violating__nets": 0,
   "globalroute__antenna__violating__pins": 0,
-  "globalroute__clock__skew__hold": 154.077,
-  "globalroute__clock__skew__setup": 154.077,
+  "globalroute__clock__skew__hold": 154.076,
+  "globalroute__clock__skew__setup": 154.076,
   "globalroute__design__core__area": 60607.3,
   "globalroute__design__die__area": 62500,
-  "globalroute__design__instance__area": 11328.8,
+  "globalroute__design__instance__area": 11471.1,
   "globalroute__design__instance__area__macros": 0,
-  "globalroute__design__instance__area__stdcell": 11328.8,
-  "globalroute__design__instance__count": 18352,
+  "globalroute__design__instance__area__stdcell": 11471.1,
+  "globalroute__design__instance__count": 18469,
   "globalroute__design__instance__count__macros": 0,
-  "globalroute__design__instance__count__stdcell": 18352,
-  "globalroute__design__instance__utilization": 0.186921,
-  "globalroute__design__instance__utilization__stdcell": 0.186921,
+  "globalroute__design__instance__count__stdcell": 18469,
+  "globalroute__design__instance__utilization": 0.189269,
+  "globalroute__design__instance__utilization__stdcell": 0.189269,
   "globalroute__design__io": 388,
-  "globalroute__power__internal__total": 0.0041791,
-  "globalroute__power__leakage__total": 1.41037e-08,
-  "globalroute__power__switching__total": 0.00520802,
-  "globalroute__power__total": 0.00938713,
-  "globalroute__timing__clock__slack": -314.999,
+  "globalroute__timing__clock__slack": -314.505,
   "globalroute__timing__drv__hold_violation_count": 2,
   "globalroute__timing__drv__max_cap": 0,
   "globalroute__timing__drv__max_cap_limit": 0.172773,
   "globalroute__timing__drv__max_fanout": 0,
   "globalroute__timing__drv__max_fanout_limit": 1e+30,
   "globalroute__timing__drv__max_slew": 0,
   "globalroute__timing__drv__max_slew_limit": 0.14108,
-  "globalroute__timing__drv__setup_violation_count": 196,
-  "globalroute__timing__setup__tns": -31898.5,
-  "globalroute__timing__setup__ws": -314.999,
-  "placeopt__cpu__total": 23.22,
+  "globalroute__timing__drv__setup_violation_count": 193,
+  "globalroute__timing__setup__tns": -25814.2,
+  "globalroute__timing__setup__ws": -314.505,
+  "placeopt__cpu__total": 20.02,
   "placeopt__design__core__area": 60607.3,
   "placeopt__design__core__area__pre_opt": 60607.3,
   "placeopt__design__die__area": 62500,
@@ -277,16 +245,8 @@
   "placeopt__design__instance__utilization__stdcell__pre_opt": 0.100578,
   "placeopt__design__io": 388,
   "placeopt__design__io__pre_opt": 388,
-  "placeopt__mem__peak": 375644.0,
-  "placeopt__power__internal__total": 0.00362134,
-  "placeopt__power__internal__total__pre_opt": 0.00172428,
-  "placeopt__power__leakage__total": 1.31114e-08,
-  "placeopt__power__leakage__total__pre_opt": 4.61227e-09,
-  "placeopt__power__switching__total": 0.0040405,
-  "placeopt__power__switching__total__pre_opt": 0.0035815,
-  "placeopt__power__total": 0.00766185,
-  "placeopt__power__total__pre_opt": 0.00530578,
-  "placeopt__runtime__total": "0:23.64",
+  "placeopt__mem__peak": 373784.0,
+  "placeopt__runtime__total": "0:20.37",
   "placeopt__timing__drv__hold_violation_count": 0,
   "placeopt__timing__drv__max_cap": 0,
   "placeopt__timing__drv__max_cap_limit": 0.172432,
@@ -300,10 +260,10 @@
   "placeopt__timing__setup__ws": -1313.95,
   "placeopt__timing__setup__ws__pre_opt": -13808.5,
   "run__flow__design": "aes",
-  "run__flow__generate_date": "2023-01-20 13:21",
+  "run__flow__generate_date": "2023-05-04 02:49",
   "run__flow__metrics_version": "Metrics_2.1.2",
   "run__flow__openroad_commit": "N/A",
-  "run__flow__openroad_version": "v2.0-6565-g7d2bade83",
+  "run__flow__openroad_version": "v2.0-8031-g0051f510c",
   "run__flow__platform": "intel16",
   "run__flow__platform__capacitance_units": "1fF",
   "run__flow__platform__current_units": "1mA",
@@ -313,13 +273,13 @@
   "run__flow__platform__time_units": "1ps",
   "run__flow__platform__voltage_units": "1v",
   "run__flow__platform_commit": "cf698eea9b085cd081ae71da8f9aacc37d435813",
-  "run__flow__scripts_commit": "17d6d54f0bf6f520a9e6a7a6d576f587c6742c79",
-  "run__flow__uuid": "f2716547-6f1d-4cd4-b6e1-5845e5fb5a72",
+  "run__flow__scripts_commit": "4a55eb2a35456f5495027725e33a6e7bab7e65c0",
+  "run__flow__uuid": "ea1fe8d8-3a1e-4a26-9e83-3af6eaace346",
   "run__flow__variant": "base",
-  "synth__cpu__total": 92.59,
+  "synth__cpu__total": 84.01,
   "synth__design__instance__area__stdcell": 6644.9808,
   "synth__design__instance__count__stdcell": 17657.0,
-  "synth__mem__peak": 719896.0,
-  "synth__runtime__total": "1:35.99",
-  "total_time": "0:03:20.980000"
+  "synth__mem__peak": 725192.0,
+  "synth__runtime__total": "1:26.59",
+  "total_time": "0:03:04.790000"
 }

flow/designs/intel16/aes/rules-base.json

@@ -1,6 +1,6 @@
 {
     "synth__design__instance__area__stdcell": {
-        "value": 7642,
+        "value": 7641.73,
         "compare": "<="
     },
     "constraints__clocks__count": {
@@ -32,19 +32,19 @@
         "compare": ">="
     },
     "cts__design__instance__count__setup_buffer": {
-        "value": 1034,
+        "value": 1186,
         "compare": "<="
     },
     "cts__design__instance__count__hold_buffer": {
         "value": 842,
         "compare": "<="
     },
     "globalroute__timing__clock__slack": {
-        "value": -419.99,
+        "value": -419.5,
         "compare": ">="
     },
     "globalroute__timing__setup__ws": {
-        "value": -419.99,
+        "value": -419.5,
         "compare": ">="
     },
     "detailedroute__route__wirelength": {