Commit 673fda2
committed
use Yosys 0.42
Signed-off-by: Eder Monteiro <[email protected]>1 parent 74ee6cb commit 673fda2
1 file changed
+1
-1
lines changed- .github/ISSUE_TEMPLATE/docs_report.yml+55
- .github/PULL_REQUEST_TEMPLATE.md+5
- .github/actions/setup-build-env/action.yml+33
- .github/workflows/codeql.yml+2-1
- .github/workflows/emcc.yml-18
- .github/workflows/extra-builds.yml+97
- .github/workflows/test-build.yml+181
- .github/workflows/test-compile.yml+79
- .github/workflows/test-docs.yml-42
- .github/workflows/test-linux.yml-130
- .github/workflows/test-macos.yml-75
- .github/workflows/test-verific.yml+19-1
- .github/workflows/update-flake-lock.yml+22
- .github/workflows/version.yml+1
- .github/workflows/vs.yml-31
- .github/workflows/wasi.yml-30
- .gitignore+1-1
- .gitmodules+3
- CHANGELOG+9
- Makefile+52-102
- abc+1
- backends/cxxrtl/cxxrtl_backend.cc+1
- backends/smt2/smtbmc.py+5
- docs/source/_static/yosyshq.css+14
- docs/source/appendix/primer.rst+4-4
- docs/source/conf.py+1-1
- docs/source/getting_started/example_synth.rst+16-16
- docs/source/getting_started/scripting_intro.rst+3-3
- docs/source/introduction.rst+1-1
- docs/source/using_yosys/more_scripting/interactive_investigation.rst+12-12
- docs/source/using_yosys/more_scripting/selections.rst+13-13
- docs/source/using_yosys/synthesis/cell_libs.rst+4-4
- docs/source/using_yosys/synthesis/extract.rst+20-20
- docs/source/using_yosys/synthesis/memory.rst+2-2
- docs/source/using_yosys/synthesis/opt.rst+4-4
- docs/source/using_yosys/synthesis/proc.rst+3-3
- docs/source/yosys_internals/extending_yosys/extensions.rst+2-2
- docs/source/yosys_internals/flow/control_and_data.rst+1-1
- docs/source/yosys_internals/flow/overview.rst+1-1
- docs/source/yosys_internals/flow/verilog_frontend.rst+1-1
- docs/source/yosys_internals/formats/cell_library.rst+46-2
- docs/source/yosys_internals/formats/rtlil_rep.rst+1-1
- docs/source/yosys_internals/techmap.rst+5-5
- docs/tests/macro_commands.py+3-2
- flake.lock+61
- flake.nix+48
- frontends/verific/verific.cc+10-2
- passes/cmds/Makefile.inc+1
- passes/cmds/box_derive.cc+116
- passes/cmds/logcmd.cc+33-5
- passes/cmds/select.cc+30-11
- techlibs/intel_alm/Makefile.inc-3
- techlibs/intel_alm/common/alm_sim.v+1-413
- techlibs/intel_alm/common/bram_m20k.txt-33
- techlibs/intel_alm/common/bram_m20k_map.v-31
- techlibs/intel_alm/common/dff_sim.v-32
- techlibs/intel_alm/common/mem_sim.v+5-51
- techlibs/intel_alm/common/quartus_rename.v-311
- techlibs/intel_alm/synth_intel_alm.cc+10-71
- tests/arch/intel_alm/add_sub.ys-9
- tests/arch/intel_alm/adffs.ys-46
- tests/arch/intel_alm/blockram.ys+1
- tests/arch/intel_alm/counter.ys-14
- tests/arch/intel_alm/dffs.ys-22
- tests/arch/intel_alm/fsm.ys-22
- tests/arch/intel_alm/logic.ys-13
- tests/arch/intel_alm/lutram.ys+1
- tests/arch/intel_alm/mul.ys-25
- tests/arch/intel_alm/mux.ys-43
- tests/arch/intel_alm/quartus_ice.ys-26
- tests/arch/intel_alm/shifter.ys-11
- tests/arch/intel_alm/tribuf.ys-14
- tests/various/box_derive.ys+53
0 commit comments