Skip to content

Commit 81e6828

Browse files
authored
Merge pull request #3376 from The-OpenROAD-Project-staging/secure-rapidus-ci
ci: add rules for rapidus2hp designs
2 parents 60cee3a + 825c1d6 commit 81e6828

File tree

11 files changed

+330
-4
lines changed

11 files changed

+330
-4
lines changed

docs/user/FlowVariables.md

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -425,6 +425,7 @@ configuration file.
425425
- [PWR_NETS_VOLTAGES](#PWR_NETS_VOLTAGES)
426426
- [REPORT_CLOCK_SKEW](#REPORT_CLOCK_SKEW)
427427
- [ROUTING_LAYER_ADJUSTMENT](#ROUTING_LAYER_ADJUSTMENT)
428+
- [SKIP_DETAILED_ROUTE](#SKIP_DETAILED_ROUTE)
428429
- [SKIP_REPORT_METRICS](#SKIP_REPORT_METRICS)
429430

430431
## generate_abstract variables
Lines changed: 54 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,54 @@
1+
{
2+
"synth__design__instance__area__stdcell": {
3+
"value": 13516.26,
4+
"compare": "<="
5+
},
6+
"constraints__clocks__count": {
7+
"value": 1,
8+
"compare": "=="
9+
},
10+
"placeopt__design__instance__area": {
11+
"value": 14746,
12+
"compare": "<="
13+
},
14+
"placeopt__design__instance__count__stdcell": {
15+
"value": 171414,
16+
"compare": "<="
17+
},
18+
"detailedplace__design__violations": {
19+
"value": 0,
20+
"compare": "=="
21+
},
22+
"cts__design__instance__count__setup_buffer": {
23+
"value": 14906,
24+
"compare": "<="
25+
},
26+
"cts__design__instance__count__hold_buffer": {
27+
"value": 14906,
28+
"compare": "<="
29+
},
30+
"globalroute__antenna_diodes_count": {
31+
"value": 0,
32+
"compare": "<="
33+
},
34+
"finish__timing__setup__ws": {
35+
"value": 0.0,
36+
"compare": ">="
37+
},
38+
"finish__design__instance__area": {
39+
"value": 15035,
40+
"compare": "<="
41+
},
42+
"finish__timing__drv__setup_violation_count": {
43+
"value": 7453,
44+
"compare": "<="
45+
},
46+
"finish__timing__drv__hold_violation_count": {
47+
"value": 795,
48+
"compare": "<="
49+
},
50+
"finish__timing__wns_percent_delay": {
51+
"value": -10.0,
52+
"compare": ">="
53+
}
54+
}
Lines changed: 54 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,54 @@
1+
{
2+
"synth__design__instance__area__stdcell": {
3+
"value": 3307.96,
4+
"compare": "<="
5+
},
6+
"constraints__clocks__count": {
7+
"value": 3,
8+
"compare": "=="
9+
},
10+
"placeopt__design__instance__area": {
11+
"value": 3774,
12+
"compare": "<="
13+
},
14+
"placeopt__design__instance__count__stdcell": {
15+
"value": 70864,
16+
"compare": "<="
17+
},
18+
"detailedplace__design__violations": {
19+
"value": 0,
20+
"compare": "=="
21+
},
22+
"cts__design__instance__count__setup_buffer": {
23+
"value": 6162,
24+
"compare": "<="
25+
},
26+
"cts__design__instance__count__hold_buffer": {
27+
"value": 6162,
28+
"compare": "<="
29+
},
30+
"globalroute__antenna_diodes_count": {
31+
"value": 0,
32+
"compare": "<="
33+
},
34+
"finish__timing__setup__ws": {
35+
"value": 0.0,
36+
"compare": ">="
37+
},
38+
"finish__design__instance__area": {
39+
"value": 3961,
40+
"compare": "<="
41+
},
42+
"finish__timing__drv__setup_violation_count": {
43+
"value": 3081,
44+
"compare": "<="
45+
},
46+
"finish__timing__drv__hold_violation_count": {
47+
"value": 100,
48+
"compare": "<="
49+
},
50+
"finish__timing__wns_percent_delay": {
51+
"value": -10.0,
52+
"compare": ">="
53+
}
54+
}
Lines changed: 54 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,54 @@
1+
{
2+
"synth__design__instance__area__stdcell": {
3+
"value": 20.89,
4+
"compare": "<="
5+
},
6+
"constraints__clocks__count": {
7+
"value": 1,
8+
"compare": "=="
9+
},
10+
"placeopt__design__instance__area": {
11+
"value": 31,
12+
"compare": "<="
13+
},
14+
"placeopt__design__instance__count__stdcell": {
15+
"value": 638,
16+
"compare": "<="
17+
},
18+
"detailedplace__design__violations": {
19+
"value": 0,
20+
"compare": "=="
21+
},
22+
"cts__design__instance__count__setup_buffer": {
23+
"value": 56,
24+
"compare": "<="
25+
},
26+
"cts__design__instance__count__hold_buffer": {
27+
"value": 56,
28+
"compare": "<="
29+
},
30+
"globalroute__antenna_diodes_count": {
31+
"value": 0,
32+
"compare": "<="
33+
},
34+
"finish__timing__setup__ws": {
35+
"value": 0.0,
36+
"compare": ">="
37+
},
38+
"finish__design__instance__area": {
39+
"value": 33,
40+
"compare": "<="
41+
},
42+
"finish__timing__drv__setup_violation_count": {
43+
"value": 28,
44+
"compare": "<="
45+
},
46+
"finish__timing__drv__hold_violation_count": {
47+
"value": 100,
48+
"compare": "<="
49+
},
50+
"finish__timing__wns_percent_delay": {
51+
"value": -10.0,
52+
"compare": ">="
53+
}
54+
}
Lines changed: 54 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,54 @@
1+
{
2+
"synth__design__instance__area__stdcell": {
3+
"value": 26638.13,
4+
"compare": "<="
5+
},
6+
"constraints__clocks__count": {
7+
"value": 1,
8+
"compare": "=="
9+
},
10+
"placeopt__design__instance__area": {
11+
"value": 44052,
12+
"compare": "<="
13+
},
14+
"placeopt__design__instance__count__stdcell": {
15+
"value": 764564,
16+
"compare": "<="
17+
},
18+
"detailedplace__design__violations": {
19+
"value": 0,
20+
"compare": "=="
21+
},
22+
"cts__design__instance__count__setup_buffer": {
23+
"value": 66484,
24+
"compare": "<="
25+
},
26+
"cts__design__instance__count__hold_buffer": {
27+
"value": 66484,
28+
"compare": "<="
29+
},
30+
"globalroute__antenna_diodes_count": {
31+
"value": 0,
32+
"compare": "<="
33+
},
34+
"finish__timing__setup__ws": {
35+
"value": -114.96,
36+
"compare": ">="
37+
},
38+
"finish__design__instance__area": {
39+
"value": 45133,
40+
"compare": "<="
41+
},
42+
"finish__timing__drv__setup_violation_count": {
43+
"value": 33242,
44+
"compare": "<="
45+
},
46+
"finish__timing__drv__hold_violation_count": {
47+
"value": 1410,
48+
"compare": "<="
49+
},
50+
"finish__timing__wns_percent_delay": {
51+
"value": -36.44,
52+
"compare": ">="
53+
}
54+
}
Lines changed: 54 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,54 @@
1+
{
2+
"synth__design__instance__area__stdcell": {
3+
"value": 1020.31,
4+
"compare": "<="
5+
},
6+
"constraints__clocks__count": {
7+
"value": 1,
8+
"compare": "=="
9+
},
10+
"placeopt__design__instance__area": {
11+
"value": 1198,
12+
"compare": "<="
13+
},
14+
"placeopt__design__instance__count__stdcell": {
15+
"value": 19647,
16+
"compare": "<="
17+
},
18+
"detailedplace__design__violations": {
19+
"value": 0,
20+
"compare": "=="
21+
},
22+
"cts__design__instance__count__setup_buffer": {
23+
"value": 1708,
24+
"compare": "<="
25+
},
26+
"cts__design__instance__count__hold_buffer": {
27+
"value": 1708,
28+
"compare": "<="
29+
},
30+
"globalroute__antenna_diodes_count": {
31+
"value": 0,
32+
"compare": "<="
33+
},
34+
"finish__timing__setup__ws": {
35+
"value": 0.0,
36+
"compare": ">="
37+
},
38+
"finish__design__instance__area": {
39+
"value": 1247,
40+
"compare": "<="
41+
},
42+
"finish__timing__drv__setup_violation_count": {
43+
"value": 854,
44+
"compare": "<="
45+
},
46+
"finish__timing__drv__hold_violation_count": {
47+
"value": 100,
48+
"compare": "<="
49+
},
50+
"finish__timing__wns_percent_delay": {
51+
"value": -10.0,
52+
"compare": ">="
53+
}
54+
}
Lines changed: 54 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,54 @@
1+
{
2+
"synth__design__instance__area__stdcell": {
3+
"value": 3297.12,
4+
"compare": "<="
5+
},
6+
"constraints__clocks__count": {
7+
"value": 1,
8+
"compare": "=="
9+
},
10+
"placeopt__design__instance__area": {
11+
"value": 3853,
12+
"compare": "<="
13+
},
14+
"placeopt__design__instance__count__stdcell": {
15+
"value": 100478,
16+
"compare": "<="
17+
},
18+
"detailedplace__design__violations": {
19+
"value": 0,
20+
"compare": "=="
21+
},
22+
"cts__design__instance__count__setup_buffer": {
23+
"value": 8737,
24+
"compare": "<="
25+
},
26+
"cts__design__instance__count__hold_buffer": {
27+
"value": 8737,
28+
"compare": "<="
29+
},
30+
"globalroute__antenna_diodes_count": {
31+
"value": 0,
32+
"compare": "<="
33+
},
34+
"finish__timing__setup__ws": {
35+
"value": 0.0,
36+
"compare": ">="
37+
},
38+
"finish__design__instance__area": {
39+
"value": 3959,
40+
"compare": "<="
41+
},
42+
"finish__timing__drv__setup_violation_count": {
43+
"value": 4369,
44+
"compare": "<="
45+
},
46+
"finish__timing__drv__hold_violation_count": {
47+
"value": 100,
48+
"compare": "<="
49+
},
50+
"finish__timing__wns_percent_delay": {
51+
"value": -10.0,
52+
"compare": ">="
53+
}
54+
}

flow/scripts/detail_route.tcl

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -6,7 +6,7 @@ if { ![grt::have_routes] } {
66
in DRC viewer to view congestion"
77
}
88

9-
if { [env_var_exists_and_non_empty SKIP_DRT] } {
9+
if { [env_var_equals SKIP_DETAILED_ROUTE 1] } {
1010
write_db $::env(RESULTS_DIR)/5_2_route.odb
1111
exit
1212
}

flow/scripts/final_report.tcl

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -20,7 +20,7 @@ write_verilog $::env(RESULTS_DIR)/6_final.v
2020
# Run extraction and STA
2121
if {
2222
[env_var_exists_and_non_empty RCX_RULES]
23-
&& ![env_var_exists_and_non_empty SKIP_DRT]
23+
&& [env_var_equals SKIP_DETAILED_ROUTE 0]
2424
} {
2525
# RCX section
2626
define_process_corner -ext_model_index 0 X

flow/scripts/variables.yaml

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1004,3 +1004,4 @@ SKIP_DETAILED_ROUTE:
10041004
Skips detailed route.
10051005
stages:
10061006
- route
1007+
- final

0 commit comments

Comments
 (0)