We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
2 parents 2b93d1f + c5473f1 commit 8454586Copy full SHA for 8454586
flow/designs/asap7/uart-blocks/config.mk
@@ -10,8 +10,6 @@ export BLOCKS = uart_rx
10
11
export VERILOG_FILES_BLACKBOX = ./designs/src/uart-no-param/uart_rx.v
12
13
-export ABC_CLOCK_PERIOD_IN_PS = 300000
14
-
15
export CORE_UTILIZATION = 10
16
export CORE_ASPECT_RATIO = 1
17
export CORE_MARGIN = 2
flow/designs/asap7/uart-blocks/uart_rx/config.mk
@@ -6,8 +6,6 @@ export DESIGN_NICKNAME = uart-blocks_uart_rx
6
export VERILOG_FILES = ./designs/src/uart-no-param/*.v
7
export SDC_FILE = ./designs/$(PLATFORM)/uart-blocks/uart_rx/constraint.sdc
8
9
-export ABC_CLOCK_PERIOD_IN_PS = 650
export CORE_UTILIZATION = 30
0 commit comments