We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
2 parents d872956 + 047dff4 commit ab4b688Copy full SHA for ab4b688
flow/scripts/final_report.tcl
@@ -19,12 +19,6 @@ write_verilog $::env(RESULTS_DIR)/6_final.v
19
20
# Run extraction and STA
21
if { [env_var_exists_and_non_empty RCX_RULES] } {
22
- # Set RC corner for RCX
23
- # Set in config.mk
24
- if { [env_var_exists_and_non_empty RCX_RC_CORNER] } {
25
- set rc_corner $::env(RCX_RC_CORNER)
26
- }
27
-
28
# RCX section
29
define_process_corner -ext_model_index 0 X
30
extract_parasitics -ext_model_file $::env(RCX_RULES)
0 commit comments