1+ {
2+ "constraints__clocks__count" : 1 ,
3+ "constraints__clocks__details" : [
4+ " core_clock: 1800.0000"
5+ ],
6+ "cts__clock__skew__hold" : 171.173 ,
7+ "cts__clock__skew__hold__post_repair" : 170.047 ,
8+ "cts__clock__skew__hold__pre_repair" : 192.416 ,
9+ "cts__clock__skew__setup" : 130.771 ,
10+ "cts__clock__skew__setup__post_repair" : 129.533 ,
11+ "cts__clock__skew__setup__pre_repair" : 150.688 ,
12+ "cts__design__core__area" : 476605 ,
13+ "cts__design__core__area__post_repair" : 476605 ,
14+ "cts__design__core__area__pre_repair" : 476605 ,
15+ "cts__design__die__area" : 480000 ,
16+ "cts__design__die__area__post_repair" : 480000 ,
17+ "cts__design__die__area__pre_repair" : 480000 ,
18+ "cts__design__instance__area" : 255526 ,
19+ "cts__design__instance__area__macros" : 183106 ,
20+ "cts__design__instance__area__macros__post_repair" : 183106 ,
21+ "cts__design__instance__area__macros__pre_repair" : 183106 ,
22+ "cts__design__instance__area__post_repair" : 255507 ,
23+ "cts__design__instance__area__pre_repair" : 255493 ,
24+ "cts__design__instance__area__stdcell" : 72420.2 ,
25+ "cts__design__instance__area__stdcell__post_repair" : 72400.5 ,
26+ "cts__design__instance__area__stdcell__pre_repair" : 72386.9 ,
27+ "cts__design__instance__count" : 138466 ,
28+ "cts__design__instance__count__hold_buffer" : 12.0 ,
29+ "cts__design__instance__count__macros" : 133 ,
30+ "cts__design__instance__count__macros__post_repair" : 133 ,
31+ "cts__design__instance__count__macros__pre_repair" : 133 ,
32+ "cts__design__instance__count__post_repair" : 138439 ,
33+ "cts__design__instance__count__pre_repair" : 138417 ,
34+ "cts__design__instance__count__setup_buffer" : 15.0 ,
35+ "cts__design__instance__count__stdcell" : 138333 ,
36+ "cts__design__instance__count__stdcell__post_repair" : 138306 ,
37+ "cts__design__instance__count__stdcell__pre_repair" : 138284 ,
38+ "cts__design__instance__displacement__max" : 1.428 ,
39+ "cts__design__instance__displacement__mean" : 0 ,
40+ "cts__design__instance__displacement__total" : 33.741 ,
41+ "cts__design__instance__utilization" : 0.536139 ,
42+ "cts__design__instance__utilization__post_repair" : 0.536097 ,
43+ "cts__design__instance__utilization__pre_repair" : 0.536069 ,
44+ "cts__design__instance__utilization__stdcell" : 0.246748 ,
45+ "cts__design__instance__utilization__stdcell__post_repair" : 0.246681 ,
46+ "cts__design__instance__utilization__stdcell__pre_repair" : 0.246634 ,
47+ "cts__design__io" : 495 ,
48+ "cts__design__io__post_repair" : 495 ,
49+ "cts__design__io__pre_repair" : 495 ,
50+ "cts__design__violations" : 0 ,
51+ "cts__route__wirelength__estimated" : 2512820.0 ,
52+ "cts__timing__drv__hold_violation_count" : 0 ,
53+ "cts__timing__drv__hold_violation_count__post_repair" : 22 ,
54+ "cts__timing__drv__hold_violation_count__pre_repair" : 10 ,
55+ "cts__timing__drv__max_cap" : 1 ,
56+ "cts__timing__drv__max_cap__post_repair" : 1 ,
57+ "cts__timing__drv__max_cap__pre_repair" : 1 ,
58+ "cts__timing__drv__max_cap_limit" : -0.0169087 ,
59+ "cts__timing__drv__max_cap_limit__post_repair" : -0.0155367 ,
60+ "cts__timing__drv__max_cap_limit__pre_repair" : -0.0155367 ,
61+ "cts__timing__drv__max_fanout" : 0 ,
62+ "cts__timing__drv__max_fanout__post_repair" : 0 ,
63+ "cts__timing__drv__max_fanout__pre_repair" : 0 ,
64+ "cts__timing__drv__max_fanout_limit" : 1e+30 ,
65+ "cts__timing__drv__max_fanout_limit__post_repair" : 1e+30 ,
66+ "cts__timing__drv__max_fanout_limit__pre_repair" : 1e+30 ,
67+ "cts__timing__drv__max_slew" : 46 ,
68+ "cts__timing__drv__max_slew__post_repair" : 49 ,
69+ "cts__timing__drv__max_slew__pre_repair" : 49 ,
70+ "cts__timing__drv__max_slew_limit" : -0.0795664 ,
71+ "cts__timing__drv__max_slew_limit__post_repair" : -0.108402 ,
72+ "cts__timing__drv__max_slew_limit__pre_repair" : -0.108402 ,
73+ "cts__timing__drv__setup_violation_count" : 2 ,
74+ "cts__timing__drv__setup_violation_count__post_repair" : 78 ,
75+ "cts__timing__drv__setup_violation_count__pre_repair" : 78 ,
76+ "cts__timing__setup__tns" : -1.94333 ,
77+ "cts__timing__setup__tns__post_repair" : -3916.14 ,
78+ "cts__timing__setup__tns__pre_repair" : -3916.58 ,
79+ "cts__timing__setup__ws" : -1.31561 ,
80+ "cts__timing__setup__ws__post_repair" : -107.204 ,
81+ "cts__timing__setup__ws__pre_repair" : -107.351 ,
82+ "detailedplace__cpu__total" : 136.79 ,
83+ "detailedplace__design__core__area" : 476605 ,
84+ "detailedplace__design__die__area" : 480000 ,
85+ "detailedplace__design__instance__area" : 255027 ,
86+ "detailedplace__design__instance__area__macros" : 183106 ,
87+ "detailedplace__design__instance__area__stdcell" : 71920.6 ,
88+ "detailedplace__design__instance__count" : 137614 ,
89+ "detailedplace__design__instance__count__macros" : 133 ,
90+ "detailedplace__design__instance__count__stdcell" : 137481 ,
91+ "detailedplace__design__instance__displacement__max" : 51.884 ,
92+ "detailedplace__design__instance__displacement__mean" : 0.615 ,
93+ "detailedplace__design__instance__displacement__total" : 85018.9 ,
94+ "detailedplace__design__instance__utilization" : 0.535091 ,
95+ "detailedplace__design__instance__utilization__stdcell" : 0.245046 ,
96+ "detailedplace__design__io" : 495 ,
97+ "detailedplace__design__violations" : 0 ,
98+ "detailedplace__mem__peak" : 1580572.0 ,
99+ "detailedplace__route__wirelength__estimated" : 2516000.0 ,
100+ "detailedplace__runtime__total" : " 2:19.49" ,
101+ "detailedplace__timing__drv__hold_violation_count" : 0 ,
102+ "detailedplace__timing__drv__max_cap" : 1 ,
103+ "detailedplace__timing__drv__max_cap_limit" : -0.0155367 ,
104+ "detailedplace__timing__drv__max_fanout" : 0 ,
105+ "detailedplace__timing__drv__max_fanout_limit" : 1e+30 ,
106+ "detailedplace__timing__drv__max_slew" : 49 ,
107+ "detailedplace__timing__drv__max_slew_limit" : -0.108405 ,
108+ "detailedplace__timing__drv__setup_violation_count" : 68 ,
109+ "detailedplace__timing__setup__tns" : -3196.07 ,
110+ "detailedplace__timing__setup__ws" : -89.3104 ,
111+ "detailedroute__route__drc_errors" : 0 ,
112+ "detailedroute__route__drc_errors__iter:1" : 177940 ,
113+ "detailedroute__route__drc_errors__iter:10" : 13 ,
114+ "detailedroute__route__drc_errors__iter:11" : 3 ,
115+ "detailedroute__route__drc_errors__iter:12" : 3 ,
116+ "detailedroute__route__drc_errors__iter:13" : 2 ,
117+ "detailedroute__route__drc_errors__iter:14" : 2 ,
118+ "detailedroute__route__drc_errors__iter:15" : 2 ,
119+ "detailedroute__route__drc_errors__iter:16" : 2 ,
120+ "detailedroute__route__drc_errors__iter:17" : 2 ,
121+ "detailedroute__route__drc_errors__iter:18" : 27 ,
122+ "detailedroute__route__drc_errors__iter:19" : 0 ,
123+ "detailedroute__route__drc_errors__iter:2" : 46492 ,
124+ "detailedroute__route__drc_errors__iter:3" : 40488 ,
125+ "detailedroute__route__drc_errors__iter:4" : 1084 ,
126+ "detailedroute__route__drc_errors__iter:5" : 160 ,
127+ "detailedroute__route__drc_errors__iter:6" : 65 ,
128+ "detailedroute__route__drc_errors__iter:7" : 21 ,
129+ "detailedroute__route__drc_errors__iter:8" : 19 ,
130+ "detailedroute__route__drc_errors__iter:9" : 13 ,
131+ "detailedroute__route__net" : 111059 ,
132+ "detailedroute__route__net__special" : 2 ,
133+ "detailedroute__route__vias" : 1427974 ,
134+ "detailedroute__route__vias__multicut" : 0 ,
135+ "detailedroute__route__vias__singlecut" : 1427974 ,
136+ "detailedroute__route__wirelength" : 2933876 ,
137+ "detailedroute__route__wirelength__iter:1" : 2948937 ,
138+ "detailedroute__route__wirelength__iter:10" : 2933879 ,
139+ "detailedroute__route__wirelength__iter:11" : 2933879 ,
140+ "detailedroute__route__wirelength__iter:12" : 2933881 ,
141+ "detailedroute__route__wirelength__iter:13" : 2933878 ,
142+ "detailedroute__route__wirelength__iter:14" : 2933878 ,
143+ "detailedroute__route__wirelength__iter:15" : 2933878 ,
144+ "detailedroute__route__wirelength__iter:16" : 2933878 ,
145+ "detailedroute__route__wirelength__iter:17" : 2933878 ,
146+ "detailedroute__route__wirelength__iter:18" : 2933876 ,
147+ "detailedroute__route__wirelength__iter:19" : 2933876 ,
148+ "detailedroute__route__wirelength__iter:2" : 2938866 ,
149+ "detailedroute__route__wirelength__iter:3" : 2933713 ,
150+ "detailedroute__route__wirelength__iter:4" : 2933954 ,
151+ "detailedroute__route__wirelength__iter:5" : 2933891 ,
152+ "detailedroute__route__wirelength__iter:6" : 2933863 ,
153+ "detailedroute__route__wirelength__iter:7" : 2933874 ,
154+ "detailedroute__route__wirelength__iter:8" : 2933877 ,
155+ "detailedroute__route__wirelength__iter:9" : 2933878 ,
156+ "finish__clock__skew__hold" : 147.374 ,
157+ "finish__clock__skew__setup" : 113.543 ,
158+ "finish__cpu__total" : 668.12 ,
159+ "finish__design__core__area" : 476605 ,
160+ "finish__design__die__area" : 480000 ,
161+ "finish__design__instance__area" : 255526 ,
162+ "finish__design__instance__area__macros" : 183106 ,
163+ "finish__design__instance__area__stdcell" : 72420.2 ,
164+ "finish__design__instance__count" : 138466 ,
165+ "finish__design__instance__count__macros" : 133 ,
166+ "finish__design__instance__count__stdcell" : 138333 ,
167+ "finish__design__instance__utilization" : 0.536139 ,
168+ "finish__design__instance__utilization__stdcell" : 0.246748 ,
169+ "finish__design__io" : 495 ,
170+ "finish__mem__peak" : 4674528.0 ,
171+ "finish__runtime__total" : " 11:20.61" ,
172+ "finish__timing__drv__hold_violation_count" : 1.0 ,
173+ "finish__timing__drv__max_cap" : 1 ,
174+ "finish__timing__drv__max_cap_limit" : -0.00178549 ,
175+ "finish__timing__drv__max_fanout" : 0 ,
176+ "finish__timing__drv__max_fanout_limit" : 1e+30 ,
177+ "finish__timing__drv__max_slew" : 1 ,
178+ "finish__timing__drv__max_slew_limit" : -0.123765 ,
179+ "finish__timing__drv__setup_violation_count" : 0.0 ,
180+ "finish__timing__setup__tns" : 0 ,
181+ "finish__timing__setup__ws" : 441.482 ,
182+ "finish__timing__wns_percent_delay" : 28.008257 ,
183+ "floorplan__cpu__total" : 634.0 ,
184+ "floorplan__design__core__area" : 476605 ,
185+ "floorplan__design__die__area" : 480000 ,
186+ "floorplan__design__instance__area" : 223355 ,
187+ "floorplan__design__instance__area__macros" : 183106 ,
188+ "floorplan__design__instance__area__stdcell" : 40249.3 ,
189+ "floorplan__design__instance__count" : 94375 ,
190+ "floorplan__design__instance__count__macros" : 133 ,
191+ "floorplan__design__instance__count__stdcell" : 94242 ,
192+ "floorplan__design__instance__utilization" : 0.468639 ,
193+ "floorplan__design__instance__utilization__stdcell" : 0.137136 ,
194+ "floorplan__design__io" : 495 ,
195+ "floorplan__mem__peak" : 724804.0 ,
196+ "floorplan__runtime__total" : " 1:43.72" ,
197+ "floorplan__timing__setup__tns" : 0 ,
198+ "floorplan__timing__setup__ws" : 605.561 ,
199+ "globalplace__cpu__total" : 149.06 ,
200+ "globalplace__design__core__area" : 476605 ,
201+ "globalplace__design__die__area" : 480000 ,
202+ "globalplace__design__instance__area" : 243053 ,
203+ "globalplace__design__instance__area__macros" : 183106 ,
204+ "globalplace__design__instance__area__stdcell" : 59947.1 ,
205+ "globalplace__design__instance__count" : 125507 ,
206+ "globalplace__design__instance__count__macros" : 133 ,
207+ "globalplace__design__instance__count__stdcell" : 125374 ,
208+ "globalplace__design__instance__utilization" : 0.509968 ,
209+ "globalplace__design__instance__utilization__stdcell" : 0.20425 ,
210+ "globalplace__design__io" : 495 ,
211+ "globalplace__mem__peak" : 1345364.0 ,
212+ "globalplace__runtime__total" : " 2:32.82" ,
213+ "globalplace__timing__setup__tns" : -3036820.0 ,
214+ "globalplace__timing__setup__ws" : -1685.92 ,
215+ "globalroute__antenna__violating__nets" : 0 ,
216+ "globalroute__antenna__violating__pins" : 0 ,
217+ "globalroute__clock__skew__hold" : 194.889 ,
218+ "globalroute__clock__skew__setup" : 152.896 ,
219+ "globalroute__design__core__area" : 476605 ,
220+ "globalroute__design__die__area" : 480000 ,
221+ "globalroute__design__instance__area" : 255526 ,
222+ "globalroute__design__instance__area__macros" : 183106 ,
223+ "globalroute__design__instance__area__stdcell" : 72420.2 ,
224+ "globalroute__design__instance__count" : 138466 ,
225+ "globalroute__design__instance__count__macros" : 133 ,
226+ "globalroute__design__instance__count__stdcell" : 138333 ,
227+ "globalroute__design__instance__utilization" : 0.536139 ,
228+ "globalroute__design__instance__utilization__stdcell" : 0.246748 ,
229+ "globalroute__design__io" : 495 ,
230+ "globalroute__timing__clock__slack" : 258.526 ,
231+ "globalroute__timing__drv__hold_violation_count" : 7 ,
232+ "globalroute__timing__drv__max_cap" : 2 ,
233+ "globalroute__timing__drv__max_cap_limit" : -0.056455 ,
234+ "globalroute__timing__drv__max_fanout" : 0 ,
235+ "globalroute__timing__drv__max_fanout_limit" : 1e+30 ,
236+ "globalroute__timing__drv__max_slew" : 63 ,
237+ "globalroute__timing__drv__max_slew_limit" : -0.803174 ,
238+ "globalroute__timing__drv__setup_violation_count" : 0 ,
239+ "globalroute__timing__setup__tns" : 0 ,
240+ "globalroute__timing__setup__ws" : 258.526 ,
241+ "placeopt__cpu__total" : 149.06 ,
242+ "placeopt__design__core__area" : 476605 ,
243+ "placeopt__design__core__area__pre_opt" : 476605 ,
244+ "placeopt__design__die__area" : 480000 ,
245+ "placeopt__design__die__area__pre_opt" : 480000 ,
246+ "placeopt__design__instance__area" : 255027 ,
247+ "placeopt__design__instance__area__macros" : 183106 ,
248+ "placeopt__design__instance__area__macros__pre_opt" : 183106 ,
249+ "placeopt__design__instance__area__pre_opt" : 243053 ,
250+ "placeopt__design__instance__area__stdcell" : 71920.6 ,
251+ "placeopt__design__instance__area__stdcell__pre_opt" : 59947.1 ,
252+ "placeopt__design__instance__count" : 137614 ,
253+ "placeopt__design__instance__count__macros" : 133 ,
254+ "placeopt__design__instance__count__macros__pre_opt" : 133 ,
255+ "placeopt__design__instance__count__pre_opt" : 125507 ,
256+ "placeopt__design__instance__count__stdcell" : 137481 ,
257+ "placeopt__design__instance__count__stdcell__pre_opt" : 125374 ,
258+ "placeopt__design__instance__utilization" : 0.535091 ,
259+ "placeopt__design__instance__utilization__pre_opt" : 0.509968 ,
260+ "placeopt__design__instance__utilization__stdcell" : 0.245046 ,
261+ "placeopt__design__instance__utilization__stdcell__pre_opt" : 0.20425 ,
262+ "placeopt__design__io" : 495 ,
263+ "placeopt__design__io__pre_opt" : 495 ,
264+ "placeopt__mem__peak" : 1345364.0 ,
265+ "placeopt__runtime__total" : " 2:32.82" ,
266+ "placeopt__timing__drv__hold_violation_count" : 0 ,
267+ "placeopt__timing__drv__max_cap" : 0 ,
268+ "placeopt__timing__drv__max_cap_limit" : 0.0141848 ,
269+ "placeopt__timing__drv__max_fanout" : 0 ,
270+ "placeopt__timing__drv__max_fanout_limit" : 1e+30 ,
271+ "placeopt__timing__drv__max_slew" : 24 ,
272+ "placeopt__timing__drv__max_slew_limit" : -0.0242698 ,
273+ "placeopt__timing__drv__setup_violation_count" : 101 ,
274+ "placeopt__timing__setup__tns" : -7223.16 ,
275+ "placeopt__timing__setup__tns__pre_opt" : -3036820.0 ,
276+ "placeopt__timing__setup__ws" : -133.822 ,
277+ "placeopt__timing__setup__ws__pre_opt" : -1685.92 ,
278+ "run__flow__design" : " ariane133" ,
279+ "run__flow__generate_date" : " 2023-03-31 15:04" ,
280+ "run__flow__metrics_version" : " Metrics_2.1.2" ,
281+ "run__flow__openroad_commit" : " N/A" ,
282+ "run__flow__openroad_version" : " v2.0-7484-ga8187d5b7" ,
283+ "run__flow__platform" : " gf12" ,
284+ "run__flow__platform__capacitance_units" : " 1fF" ,
285+ "run__flow__platform__current_units" : " 1uA" ,
286+ "run__flow__platform__distance_units" : " 1um" ,
287+ "run__flow__platform__power_units" : " 1pW" ,
288+ "run__flow__platform__resistance_units" : " 1kohm" ,
289+ "run__flow__platform__time_units" : " 1ps" ,
290+ "run__flow__platform__voltage_units" : " 1v" ,
291+ "run__flow__platform_commit" : " 530354c2f6847030d5fcd9787ffed761bf641715" ,
292+ "run__flow__scripts_commit" : " 48a0fefc85cb2a3c0384a3699411f20c16848064" ,
293+ "run__flow__uuid" : " 396ef78e-aa36-4418-8886-6e4584916f01" ,
294+ "run__flow__variant" : " base" ,
295+ "synth__cpu__total" : 130.01 ,
296+ "synth__design__instance__area__stdcell" : 224558.062748 ,
297+ "synth__design__instance__count__stdcell" : 100185.0 ,
298+ "synth__mem__peak" : 1377656.0 ,
299+ "synth__runtime__total" : " 2:12.83" ,
300+ "total_time" : " 0:22:42.290000"
301+ }
0 commit comments