File tree Expand file tree Collapse file tree 1 file changed +18
-0
lines changed
Expand file tree Collapse file tree 1 file changed +18
-0
lines changed Original file line number Diff line number Diff line change @@ -438,13 +438,31 @@ ADDITIONAL_LEFS:
438438 description : >
439439 Hardened macro LEF view files listed here. The LEF information of the macros
440440 is immutable and used throughout all stages. Stored in the .odb file.
441+ stages :
442+ - synth
443+ - floorplan
444+ - place
445+ - cts
446+ - grt
447+ - route
448+ - final
441449ADDITIONAL_LIBS :
442450 description : >
443451 Hardened macro library files listed here. The library information is immutable
444452 and used throughout all stages. Not stored in the .odb file.
453+ stages :
454+ - synth
455+ - floorplan
456+ - place
457+ - cts
458+ - grt
459+ - route
460+ - final
445461ADDITIONAL_GDS :
446462 description : >
447463 Hardened macro GDS files listed here.
464+ stages :
465+ - final
448466VERILOG_INCLUDE_DIRS :
449467 description : >
450468 Specifies the include directories for the Verilog input files.
You can’t perform that action at this time.
0 commit comments