Skip to content

Commit b9b6934

Browse files
authored
Merge pull request #2812 from Pinata-Consulting/flow-home-cleanup
Flow home cleanup
2 parents 6aa8eac + 49df8e1 commit b9b6934

File tree

3 files changed

+7
-7
lines changed

3 files changed

+7
-7
lines changed

flow/designs/asap7/mock-array/Element/config.mk

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -24,7 +24,7 @@ export DIE_AREA = $(shell \
2424

2525
export IO_CONSTRAINTS = designs/asap7/mock-array/Element/io.tcl
2626

27-
export PDN_TCL = $(FLOW_HOME)/platforms/asap7/openRoad/pdn/BLOCK_grid_strategy.tcl
27+
export PDN_TCL = $(PLATFORM_DIR)/openRoad/pdn/BLOCK_grid_strategy.tcl
2828

2929
# Detailed routing should be easy, limit iterations
3030
export DETAILED_ROUTE_END_ITERATION ?= 6

flow/designs/asap7/mock-array/simulate.sh

Lines changed: 5 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -13,8 +13,8 @@ mkdir -p $OBJ_DIR
1313
mkdir -p $POST_DIR
1414

1515
# Copy Verilog files used for simulation to post dir in the objects area
16-
cp $FLOW_HOME/results/asap7/mock-array/base/6_final.v $POST_DIR/MockArrayFinal.v
17-
cp $FLOW_HOME/results/asap7/mock-array_Element/base/6_final.v $POST_DIR/MockArrayElement.v
16+
cp $RESULTS_DIR/6_final.v $POST_DIR/MockArrayFinal.v
17+
cp $RESULTS_DIR/../../mock-array_Element/base/6_final.v $POST_DIR/MockArrayElement.v
1818

1919
# Run simulation and have Verilator write the output files to the objects area
2020
verilator -Wall --cc \
@@ -31,10 +31,10 @@ verilator -Wall --cc \
3131
$PLATFORM_DIR/verilog/stdcell/asap7sc7p5t_SIMPLE_RVT_TT_201020.v \
3232
$PLATFORM_DIR/verilog/stdcell/dff.v \
3333
$PLATFORM_DIR/verilog/stdcell/empty.v \
34-
$FLOW_HOME/results/asap7/mock-array/base/6_final.v \
35-
$FLOW_HOME/results/asap7/mock-array_Element/base/6_final.v \
34+
$RESULTS_DIR/6_final.v \
35+
$RESULTS_DIR/../../mock-array_Element/base/6_final.v \
3636
--exe \
37-
$FLOW_HOME/designs/src/mock-array/simulate.cpp
37+
$DESIGN_HOME/src/mock-array/simulate.cpp
3838

3939
# Link the generated object files into the VMockArray executable
4040
make -j16 -C $OBJ_DIR -f VMockArray.mk

flow/designs/asap7/riscv32i-mock-sram/fakeram7_256x32/config.mk

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -14,4 +14,4 @@ export MAX_ROUTING_LAYER = M4
1414

1515
export PLACE_PINS_ARGS = -exclude left:* -exclude bottom:* -exclude top:* -min_distance 6 -min_distance_in_tracks
1616

17-
export PDN_TCL = $(FLOW_HOME)/platforms/asap7/openRoad/pdn/BLOCK_grid_strategy.tcl
17+
export PDN_TCL = $(PLATFORM_DIR)/openRoad/pdn/BLOCK_grid_strategy.tcl

0 commit comments

Comments
 (0)