File tree Expand file tree Collapse file tree 1 file changed +9
-1
lines changed
Expand file tree Collapse file tree 1 file changed +9
-1
lines changed Original file line number Diff line number Diff line change 11export DESIGN_NAME = ca53_cpu
22export PLATFORM = gf12
33
4+ export SYNTH_HIERARCHICAL = 1
5+ export RTLMP_FLOW = True
6+
47export VERILOG_FILES = $(PLATFORM_DIR ) /$(DESIGN_NAME ) /rtl/ca53_cpu.v
8+ export CACHED_NETLIST = $(PLATFORM_DIR ) /$(DESIGN_NAME ) /rtl/ca53_cpu.v
59
610export SDC_FILE = $(PLATFORM_DIR ) /$(DESIGN_NAME ) /sdc/ca53_cpu.sdc
711
@@ -43,11 +47,15 @@ export ADDITIONAL_GDS += $(PLATFORM_DIR)/$(DESIGN_NAME)/gds2/RFSPHD_A53_HS_128X
4347export DIE_AREA = 0 0 1400 1400
4448export CORE_AREA = 10 10 1390 1390
4549export PLACE_DENSITY_LB_ADDON = 0.05
50+
51+ export HAS_IO_CONSTRAINTS = 1
4652export PLACE_PINS_ARGS = -exclude left :0-600 -exclude left:1350-1400 -exclude right:* -exclude top:* -exclude bottom:*
4753
54+ export MACRO_PLACE_HALO = 7 7
55+ export MACRO_PLACE_CHANNEL = 14 14
56+
4857export MACRO_WRAPPERS = $(dir $(DESIGN_CONFIG ) ) /wrappers.tcl
4958
50- export MACRO_BLOCKAGE_HALO = 25
5159# export MAX_ROUTING_LAYER = H2
5260export FASTROUTE_TCL = $(dir $(DESIGN_CONFIG ) ) /fastroute.tcl
5361#
You can’t perform that action at this time.
0 commit comments