ci: updated metrics

tsmc65lp/black_parrot
[INFO] Updating failing rule finish__timing__setup__ws from -0.75 to -1.86.
[INFO] Updating failing rule finish__timing__wns_percent_delay from -15.47 to -29.31.

Signed-off-by: Vitor Bandeira <[email protected]>

Author: vvbandeira

flow/designs/tsmc65lp/black_parrot/metadata-base-ok.json

@@ -9,52 +9,52 @@
   "cts__clock__skew__setup": 0.6099,
   "cts__clock__skew__setup__post_repair": 0.6156,
   "cts__clock__skew__setup__pre_repair": 0.6156,
-  "cts__design__instance__area": 1535446.625,
+  "cts__design__instance__area": 1557498.75,
   "cts__design__instance__area__macros": 561467.5,
   "cts__design__instance__area__macros__post_repair": 561467.5,
   "cts__design__instance__area__macros__pre_repair": 561467.5,
   "cts__design__instance__area__post_repair": 1515398.375,
   "cts__design__instance__area__pre_repair": 1515365.75,
-  "cts__design__instance__area__stdcell": 973979.0625,
+  "cts__design__instance__area__stdcell": 996031.1875,
   "cts__design__instance__area__stdcell__post_repair": 953930.875,
   "cts__design__instance__area__stdcell__pre_repair": 953898.25,
-  "cts__design__instance__count": 128113,
-  "cts__design__instance__count__hold_buffer": 2893.0,
+  "cts__design__instance__count": 131356,
+  "cts__design__instance__count__hold_buffer": 6136.0,
   "cts__design__instance__count__macros": 24,
   "cts__design__instance__count__macros__post_repair": 24,
   "cts__design__instance__count__macros__pre_repair": 24,
   "cts__design__instance__count__post_repair": 125180,
   "cts__design__instance__count__pre_repair": 125178,
   "cts__design__instance__count__setup_buffer": 40.0,
-  "cts__design__instance__count__stdcell": 128089,
+  "cts__design__instance__count__stdcell": 131332,
   "cts__design__instance__count__stdcell__post_repair": 125156,
   "cts__design__instance__count__stdcell__pre_repair": 125154,
-  "cts__design__instance__displacement__max": 49.214,
-  "cts__design__instance__displacement__mean": 0.2985,
-  "cts__design__instance__displacement__total": 38251.938,
-  "cts__design__instance__utilization": 0.3562,
+  "cts__design__instance__displacement__max": 115.2,
+  "cts__design__instance__displacement__mean": 1.0085,
+  "cts__design__instance__displacement__total": 132500.6375,
+  "cts__design__instance__utilization": 0.3613,
   "cts__design__instance__utilization__post_repair": 0.3515,
   "cts__design__instance__utilization__pre_repair": 0.3515,
-  "cts__design__instance__utilization__stdcell": 0.2597,
+  "cts__design__instance__utilization__stdcell": 0.2656,
   "cts__design__instance__utilization__stdcell__post_repair": 0.2544,
   "cts__design__instance__utilization__stdcell__pre_repair": 0.2544,
   "cts__design__io": 1198,
   "cts__design__io__post_repair": 1198,
   "cts__design__io__pre_repair": 1198,
   "cts__design__violations": 0,
-  "cts__power__internal__total": 0.0758,
-  "cts__power__internal__total__post_repair": 0.0753,
-  "cts__power__internal__total__pre_repair": 0.0753,
+  "cts__power__internal__total": 0.076,
+  "cts__power__internal__total__post_repair": 0.0748,
+  "cts__power__internal__total__pre_repair": 0.0748,
   "cts__power__leakage__total": 0.0007,
   "cts__power__leakage__total__post_repair": 0.0007,
   "cts__power__leakage__total__pre_repair": 0.0007,
-  "cts__power__switching__total": 0.0627,
-  "cts__power__switching__total__post_repair": 0.0623,
-  "cts__power__switching__total__pre_repair": 0.0622,
-  "cts__power__total": 0.1392,
-  "cts__power__total__post_repair": 0.1382,
-  "cts__power__total__pre_repair": 0.1381,
-  "cts__route__wirelength__estimated": 6616521.8145,
+  "cts__power__switching__total": 0.0619,
+  "cts__power__switching__total__post_repair": 0.0613,
+  "cts__power__switching__total__pre_repair": 0.0613,
+  "cts__power__total": 0.1386,
+  "cts__power__total__post_repair": 0.1369,
+  "cts__power__total__pre_repair": 0.1368,
+  "cts__route__wirelength__estimated": 6700129.3965,
   "cts__timing__drv__hold_violation_count": 0,
   "cts__timing__drv__hold_violation_count__post_repair": 1,
   "cts__timing__drv__hold_violation_count__pre_repair": 1,
@@ -79,13 +79,13 @@
   "cts__timing__drv__setup_violation_count": 1,
   "cts__timing__drv__setup_violation_count__post_repair": 1,
   "cts__timing__drv__setup_violation_count__pre_repair": 1,
-  "cts__timing__setup__tns": -955.72,
+  "cts__timing__setup__tns": -2278.8601,
   "cts__timing__setup__tns__post_repair": -1683.5,
   "cts__timing__setup__tns__pre_repair": -1843.02,
   "cts__timing__setup__ws": -1.63,
   "cts__timing__setup__ws__post_repair": -2.49,
   "cts__timing__setup__ws__pre_repair": -2.76,
-  "detailedplace__cpu__total": 90.18,
+  "detailedplace__cpu__total": 116.69,
   "detailedplace__design__instance__area": 1508084.125,
   "detailedplace__design__instance__area__macros": 561467.5,
   "detailedplace__design__instance__area__stdcell": 946616.625,
@@ -99,13 +99,13 @@
   "detailedplace__design__instance__utilization__stdcell": 0.2525,
   "detailedplace__design__io": 1198,
   "detailedplace__design__violations": 0,
-  "detailedplace__mem__peak": 1283332.0,
-  "detailedplace__power__internal__total": 0.0721,
+  "detailedplace__mem__peak": 1326492.0,
+  "detailedplace__power__internal__total": 0.0716,
   "detailedplace__power__leakage__total": 0.0007,
-  "detailedplace__power__switching__total": 0.0442,
-  "detailedplace__power__total": 0.117,
+  "detailedplace__power__switching__total": 0.0433,
+  "detailedplace__power__total": 0.1156,
   "detailedplace__route__wirelength__estimated": 6542794.607,
-  "detailedplace__runtime__total": "1:31.54",
+  "detailedplace__runtime__total": "2:06.15",
   "detailedplace__timing__drv__hold_violation_count": 1,
   "detailedplace__timing__drv__max_cap": 1,
   "detailedplace__timing__drv__max_cap_limit": -0.0015,
@@ -117,54 +117,60 @@
   "detailedplace__timing__setup__tns": -3420.3201,
   "detailedplace__timing__setup__ws": -2.4,
   "detailedroute__route__drc_errors": 0,
-  "detailedroute__route__drc_errors__iter:1": 52305,
-  "detailedroute__route__drc_errors__iter:2": 9828,
-  "detailedroute__route__drc_errors__iter:3": 7629,
-  "detailedroute__route__drc_errors__iter:4": 51,
-  "detailedroute__route__drc_errors__iter:5": 12,
-  "detailedroute__route__drc_errors__iter:6": 0,
-  "detailedroute__route__net": 111063,
+  "detailedroute__route__drc_errors__iter:1": 53050,
+  "detailedroute__route__drc_errors__iter:2": 9898,
+  "detailedroute__route__drc_errors__iter:3": 7798,
+  "detailedroute__route__drc_errors__iter:4": 61,
+  "detailedroute__route__drc_errors__iter:5": 17,
+  "detailedroute__route__drc_errors__iter:6": 8,
+  "detailedroute__route__drc_errors__iter:7": 2,
+  "detailedroute__route__drc_errors__iter:8": 1,
+  "detailedroute__route__drc_errors__iter:9": 0,
+  "detailedroute__route__net": 114306,
   "detailedroute__route__net__special": 2,
-  "detailedroute__route__vias": 860953,
+  "detailedroute__route__vias": 878199,
   "detailedroute__route__vias__multicut": 0,
-  "detailedroute__route__vias__singlecut": 860953,
-  "detailedroute__route__wirelength": 7764846,
-  "detailedroute__route__wirelength__iter:1": 7791136,
-  "detailedroute__route__wirelength__iter:2": 7771318,
-  "detailedroute__route__wirelength__iter:3": 7764933,
-  "detailedroute__route__wirelength__iter:4": 7764860,
-  "detailedroute__route__wirelength__iter:5": 7764852,
-  "detailedroute__route__wirelength__iter:6": 7764846,
-  "finish__clock__skew__hold": -0.4451,
-  "finish__clock__skew__setup": -0.4451,
-  "finish__cpu__total": 178.62,
-  "finish__design__instance__area": 1535446.625,
+  "detailedroute__route__vias__singlecut": 878199,
+  "detailedroute__route__wirelength": 7850289,
+  "detailedroute__route__wirelength__iter:1": 7876669,
+  "detailedroute__route__wirelength__iter:2": 7856816,
+  "detailedroute__route__wirelength__iter:3": 7850409,
+  "detailedroute__route__wirelength__iter:4": 7850303,
+  "detailedroute__route__wirelength__iter:5": 7850297,
+  "detailedroute__route__wirelength__iter:6": 7850293,
+  "detailedroute__route__wirelength__iter:7": 7850288,
+  "detailedroute__route__wirelength__iter:8": 7850290,
+  "detailedroute__route__wirelength__iter:9": 7850289,
+  "finish__clock__skew__hold": -0.4423,
+  "finish__clock__skew__setup": -0.4423,
+  "finish__cpu__total": 177.59,
+  "finish__design__instance__area": 1557498.75,
   "finish__design__instance__area__macros": 561467.5,
-  "finish__design__instance__area__stdcell": 973979.0625,
-  "finish__design__instance__count": 128113,
+  "finish__design__instance__area__stdcell": 996031.1875,
+  "finish__design__instance__count": 131356,
   "finish__design__instance__count__macros": 24,
-  "finish__design__instance__count__stdcell": 128089,
-  "finish__design__instance__utilization": 0.3562,
-  "finish__design__instance__utilization__stdcell": 0.2597,
+  "finish__design__instance__count__stdcell": 131332,
+  "finish__design__instance__utilization": 0.3613,
+  "finish__design__instance__utilization__stdcell": 0.2656,
   "finish__design__io": 1198,
-  "finish__mem__peak": 2949932.0,
-  "finish__power__internal__total": 0.0763,
+  "finish__mem__peak": 3039764.0,
+  "finish__power__internal__total": 0.0766,
   "finish__power__leakage__total": 0.0007,
-  "finish__power__switching__total": 0.0462,
+  "finish__power__switching__total": 0.0457,
   "finish__power__total": 0.1231,
-  "finish__runtime__total": "3:02.13",
+  "finish__runtime__total": "3:01.19",
   "finish__timing__drv__hold_violation_count": 1.0,
   "finish__timing__drv__max_cap": 0,
-  "finish__timing__drv__max_cap_limit": 0.2357,
+  "finish__timing__drv__max_cap_limit": 0.2378,
   "finish__timing__drv__max_fanout": 0,
   "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
   "finish__timing__drv__max_slew": 0,
-  "finish__timing__drv__max_slew_limit": 0.373,
+  "finish__timing__drv__max_slew_limit": 0.3766,
   "finish__timing__drv__setup_violation_count": 1.0,
-  "finish__timing__setup__tns": -64.31,
-  "finish__timing__setup__ws": -0.41,
-  "finish__timing__wns_percent_delay": -4.559625,
-  "floorplan__cpu__total": 20.59,
+  "finish__timing__setup__tns": -1118.1,
+  "finish__timing__setup__ws": -1.52,
+  "finish__timing__wns_percent_delay": -16.092136,
+  "floorplan__cpu__total": 20.2,
   "floorplan__design__instance__area": 1237809.625,
   "floorplan__design__instance__area__macros": 561467.5,
   "floorplan__design__instance__area__stdcell": 676342.0625,
@@ -174,12 +180,12 @@
   "floorplan__design__instance__utilization": 0.2871,
   "floorplan__design__instance__utilization__stdcell": 0.1804,
   "floorplan__design__io": 1198,
-  "floorplan__mem__peak": 712608.0,
-  "floorplan__power__internal__total": 0.0718,
+  "floorplan__mem__peak": 753428.0,
+  "floorplan__power__internal__total": 0.0711,
   "floorplan__power__leakage__total": 0.0005,
-  "floorplan__power__switching__total": 0.0115,
-  "floorplan__power__total": 0.0838,
-  "floorplan__runtime__total": "0:21.18",
+  "floorplan__power__switching__total": 0.0112,
+  "floorplan__power__total": 0.0828,
+  "floorplan__runtime__total": "0:29.22",
   "floorplan__timing__setup__tns": -177517.875,
   "floorplan__timing__setup__ws": -26.3,
   "globalplace__design__instance__area": 1256258.875,
@@ -191,39 +197,39 @@
   "globalplace__design__instance__utilization": 0.2914,
   "globalplace__design__instance__utilization__stdcell": 0.1853,
   "globalplace__design__io": 1198,
-  "globalplace__power__internal__total": 0.0918,
+  "globalplace__power__internal__total": 0.091,
   "globalplace__power__leakage__total": 0.0005,
-  "globalplace__power__switching__total": 0.0377,
-  "globalplace__power__total": 0.1299,
+  "globalplace__power__switching__total": 0.0368,
+  "globalplace__power__total": 0.1283,
   "globalplace__timing__setup__tns": -1041706.0,
   "globalplace__timing__setup__ws": -168.27,
-  "globalroute__clock__skew__hold": 0.6043,
-  "globalroute__clock__skew__setup": 0.6043,
-  "globalroute__design__instance__area": 1535446.625,
+  "globalroute__clock__skew__hold": 0.6171,
+  "globalroute__clock__skew__setup": 0.6171,
+  "globalroute__design__instance__area": 1557498.75,
   "globalroute__design__instance__area__macros": 561467.5,
-  "globalroute__design__instance__area__stdcell": 973979.0625,
-  "globalroute__design__instance__count": 128113,
+  "globalroute__design__instance__area__stdcell": 996031.1875,
+  "globalroute__design__instance__count": 131356,
   "globalroute__design__instance__count__macros": 24,
-  "globalroute__design__instance__count__stdcell": 128089,
-  "globalroute__design__instance__utilization": 0.3562,
-  "globalroute__design__instance__utilization__stdcell": 0.2597,
+  "globalroute__design__instance__count__stdcell": 131332,
+  "globalroute__design__instance__utilization": 0.3613,
+  "globalroute__design__instance__utilization__stdcell": 0.2656,
   "globalroute__design__io": 1198,
-  "globalroute__power__internal__total": 0.0761,
+  "globalroute__power__internal__total": 0.0765,
   "globalroute__power__leakage__total": 0.0007,
-  "globalroute__power__switching__total": 0.0655,
-  "globalroute__power__total": 0.1423,
-  "globalroute__timing__clock__slack": -1.762,
-  "globalroute__timing__drv__hold_violation_count": 1,
+  "globalroute__power__switching__total": 0.0649,
+  "globalroute__power__total": 0.1421,
+  "globalroute__timing__clock__slack": -1.902,
+  "globalroute__timing__drv__hold_violation_count": 0,
   "globalroute__timing__drv__max_cap": 2,
   "globalroute__timing__drv__max_cap_limit": -0.0153,
   "globalroute__timing__drv__max_fanout": 0,
   "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
   "globalroute__timing__drv__max_slew": 0,
-  "globalroute__timing__drv__max_slew_limit": 0.0064,
+  "globalroute__timing__drv__max_slew_limit": 0.0063,
   "globalroute__timing__drv__setup_violation_count": 1,
-  "globalroute__timing__setup__tns": -1124.73,
-  "globalroute__timing__setup__ws": -1.76,
-  "placeopt__cpu__total": 104.23,
+  "globalroute__timing__setup__tns": -3103.8301,
+  "globalroute__timing__setup__ws": -1.9,
+  "placeopt__cpu__total": 108.49,
   "placeopt__design__instance__area": 1508084.125,
   "placeopt__design__instance__area__macros": 561467.5,
   "placeopt__design__instance__area__macros__pre_opt": 561467.5,
@@ -242,16 +248,16 @@
   "placeopt__design__instance__utilization__stdcell__pre_opt": 0.1853,
   "placeopt__design__io": 1198,
   "placeopt__design__io__pre_opt": 1198,
-  "placeopt__mem__peak": 1075536.0,
-  "placeopt__power__internal__total": 0.0713,
-  "placeopt__power__internal__total__pre_opt": 0.0918,
+  "placeopt__mem__peak": 1117344.0,
+  "placeopt__power__internal__total": 0.0709,
+  "placeopt__power__internal__total__pre_opt": 0.091,
   "placeopt__power__leakage__total": 0.0007,
   "placeopt__power__leakage__total__pre_opt": 0.0005,
-  "placeopt__power__switching__total": 0.0413,
-  "placeopt__power__switching__total__pre_opt": 0.0377,
-  "placeopt__power__total": 0.1133,
-  "placeopt__power__total__pre_opt": 0.1299,
-  "placeopt__runtime__total": "1:45.44",
+  "placeopt__power__switching__total": 0.0404,
+  "placeopt__power__switching__total__pre_opt": 0.0368,
+  "placeopt__power__total": 0.112,
+  "placeopt__power__total__pre_opt": 0.1283,
+  "placeopt__runtime__total": "1:50.51",
   "placeopt__timing__drv__hold_violation_count": 1,
   "placeopt__timing__drv__max_cap": 0,
   "placeopt__timing__drv__max_cap_limit": 0.0018,
@@ -265,10 +271,8 @@
   "placeopt__timing__setup__ws": -2.39,
   "placeopt__timing__setup__ws__pre_opt": -168.27,
   "run__flow__design": "bp",
-  "run__flow__generate_date": "2022-11-29 18:27",
+  "run__flow__generate_date": "2022-12-01 05:27",
   "run__flow__metrics_version": "Metrics_2.1.2",
-  "run__flow__openroad_commit": "N/A",
-  "run__flow__openroad_version": "v2.0-5851-g0769b42c9",
   "run__flow__platform": "tsmc65lp",
   "run__flow__platform__capacitance_units": "1pF",
   "run__flow__platform__current_units": "1mA",
@@ -278,13 +282,12 @@
   "run__flow__platform__time_units": "1ns",
   "run__flow__platform__voltage_units": "1v",
   "run__flow__platform_commit": "b25f2daf0825d34d8053a13141d30ac3424479e7",
-  "run__flow__scripts_commit": "b939a9ed56b22fdbc33c988aa5644cfe48b5c4cb",
-  "run__flow__uuid": "5e70da41-6f57-4756-a28e-cd2690048082",
+  "run__flow__uuid": "3701d4c4-8bf6-40cd-ade1-0cf12137c659",
   "run__flow__variant": "base",
-  "synth__cpu__total": 1040.31,
+  "synth__cpu__total": 1172.45,
   "synth__design__instance__area__stdcell": 1274602.571001,
   "synth__design__instance__count__stdcell": 109342.0,
-  "synth__mem__peak": 11223480.0,
-  "synth__runtime__total": "17:43.93",
-  "total_time": "0:24:24.220000"
+  "synth__mem__peak": 11280664.0,
+  "synth__runtime__total": "27:24.65",
+  "total_time": "0:34:51.720000"
 }

flow/designs/tsmc65lp/black_parrot/rules-base.json

@@ -56,7 +56,7 @@
         "compare": "<="
     },
     "finish__timing__setup__ws": {
-        "value": -0.75,
+        "value": -1.86,
         "compare": ">="
     },
     "finish__design__instance__area": {
@@ -84,7 +84,7 @@
         "compare": "<="
     },
     "finish__timing__wns_percent_delay": {
-        "value": -15.47,
+        "value": -29.31,
         "compare": ">="
     }
 }