Skip to content

Commit d5cbd0f

Browse files
committed
docs: added documentation to be a bit more specific on ADDITIONAL_LEFS/LIBS
Signed-off-by: Øyvind Harboe <[email protected]>
1 parent a078960 commit d5cbd0f

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

docs/user/FlowVariables.md

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -240,8 +240,8 @@ configuration file.
240240
| Variable | Description |
241241
|--------------------------|----------------------------------------------------------------------------------------------------|
242242
| `ADDITIONAL_FILES` | Additional files to be added to `make issue` archive |
243-
| `ADDITIONAL_LEFS` | Hardened macro LEF view files listed here. |
244-
| `ADDITIONAL_LIBS` | Hardened macro library files listed here. |
243+
| `ADDITIONAL_LEFS` | Hardened macro LEF view files listed here. The LEF information of the macros is immutable and used throughout all stages. Loaded into the .odb file. |
244+
| `ADDITIONAL_LIBS` | Hardened macro library files listed here. The library information is immutable and used throughout all stages. Not loaded into the .odb file. |
245245
| `ADDITIONAL_GDS` | Hardened macro GDS files listed here. |
246246
| `VERILOG_INCLUDE_DIRS` | Specifies the include directories for the Verilog input files. |
247247
| `CORNER` | PVT corner library selection. Only available for ASAP7 and GF180 PDK. |

0 commit comments

Comments
 (0)