Skip to content

Commit e73dd26

Browse files
authored
Merge pull request #656 from The-OpenROAD-Project-staging/gf180-via-res
Update via resistance per corner for g180
2 parents 1d4c36e + 45903d8 commit e73dd26

File tree

1 file changed

+28
-1
lines changed

1 file changed

+28
-1
lines changed

flow/platforms/gf180/setRC.tcl

Lines changed: 28 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -11,7 +11,34 @@ if { $metal == "6" } {
1111
set_wire_rc -clock -layer Metal5
1212

1313
} elseif { $metal == "5" } {
14-
14+
# TC matches LEF. These are the temperature adjusted values.
15+
# The other stacks are likely similar but I haven't checked yet.
16+
if {$::env(CORNER) == "WC"} {
17+
set_layer_rc -via Via1 -resistance 16.845
18+
set_layer_rc -via Via2 -resistance 16.845
19+
set_layer_rc -via Via3 -resistance 16.845
20+
set_layer_rc -via Via4 -resistance 16.845
21+
22+
set tech [ord::get_db_tech]
23+
foreach via [$tech getVias] {
24+
if {[$via getResistance] == 4.5} {
25+
$via setResistance 16.845
26+
}
27+
}
28+
} elseif {$::env(CORNER) == "BC"} {
29+
set_layer_rc -via Via1 -resistance 4.23
30+
set_layer_rc -via Via2 -resistance 4.23
31+
set_layer_rc -via Via3 -resistance 4.23
32+
set_layer_rc -via Via4 -resistance 4.23
33+
34+
set tech [ord::get_db_tech]
35+
foreach via [$tech getVias] {
36+
if {[$via getResistance] == 4.5} {
37+
$via setResistance 4.23
38+
}
39+
}
40+
}
41+
1542
set_wire_rc -signal -layer Metal2
1643
set_wire_rc -clock -layer Metal4
1744

0 commit comments

Comments
 (0)