Skip to content

Commit f3cc2ed

Browse files
authored
Merge pull request #1094 from openroadie/tns_100_over_tns_5_default
Tns 100 over tns 5 default
2 parents d3be56f + a3cd148 commit f3cc2ed

File tree

35 files changed

+127
-115
lines changed

35 files changed

+127
-115
lines changed

flow/designs/asap7/aes/config.mk

Lines changed: 2 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -11,4 +11,5 @@ export ABC_AREA = 1
1111
export CORE_UTILIZATION = 40
1212
export CORE_ASPECT_RATIO = 1
1313
export CORE_MARGIN = 2
14-
export PLACE_DENSITY = 0.65
14+
export PLACE_DENSITY = 0.65
15+
export TNS_END_PERCENT = 100

flow/designs/asap7/aes/metadata-base-ok.json

Lines changed: 87 additions & 87 deletions
Original file line numberDiff line numberDiff line change
@@ -15,40 +15,40 @@
1515
"cts__design__die__area": 6214.96,
1616
"cts__design__die__area__post_repair": 6214.96,
1717
"cts__design__die__area__pre_repair": 6214.96,
18-
"cts__design__instance__area": 2791.3,
18+
"cts__design__instance__area": 2844.24,
1919
"cts__design__instance__area__macros": 0,
2020
"cts__design__instance__area__macros__post_repair": 0,
2121
"cts__design__instance__area__macros__pre_repair": 0,
2222
"cts__design__instance__area__post_repair": 2521.95,
2323
"cts__design__instance__area__pre_repair": 2521.95,
24-
"cts__design__instance__area__stdcell": 2791.3,
24+
"cts__design__instance__area__stdcell": 2844.24,
2525
"cts__design__instance__area__stdcell__post_repair": 2521.95,
2626
"cts__design__instance__area__stdcell__pre_repair": 2521.95,
27-
"cts__design__instance__count": 25479,
28-
"cts__design__instance__count__hold_buffer": 672.0,
27+
"cts__design__instance__count": 25926,
28+
"cts__design__instance__count__hold_buffer": 671.0,
2929
"cts__design__instance__count__macros": 0,
3030
"cts__design__instance__count__macros__post_repair": 0,
3131
"cts__design__instance__count__macros__pre_repair": 0,
3232
"cts__design__instance__count__post_repair": 22657,
3333
"cts__design__instance__count__pre_repair": 22657,
34-
"cts__design__instance__count__setup_buffer": 2150.0,
35-
"cts__design__instance__count__stdcell": 25479,
34+
"cts__design__instance__count__setup_buffer": 2598.0,
35+
"cts__design__instance__count__stdcell": 25926,
3636
"cts__design__instance__count__stdcell__post_repair": 22657,
3737
"cts__design__instance__count__stdcell__pre_repair": 22657,
38-
"cts__design__instance__displacement__max": 9.18,
39-
"cts__design__instance__displacement__mean": 0.186,
40-
"cts__design__instance__displacement__total": 4744.43,
41-
"cts__design__instance__utilization": 0.501191,
38+
"cts__design__instance__displacement__max": 9.075,
39+
"cts__design__instance__displacement__mean": 0.205,
40+
"cts__design__instance__displacement__total": 5328.95,
41+
"cts__design__instance__utilization": 0.510697,
4242
"cts__design__instance__utilization__post_repair": 0.452828,
4343
"cts__design__instance__utilization__pre_repair": 0.452828,
44-
"cts__design__instance__utilization__stdcell": 0.501191,
44+
"cts__design__instance__utilization__stdcell": 0.510697,
4545
"cts__design__instance__utilization__stdcell__post_repair": 0.452828,
4646
"cts__design__instance__utilization__stdcell__pre_repair": 0.452828,
4747
"cts__design__io": 388,
4848
"cts__design__io__post_repair": 388,
4949
"cts__design__io__pre_repair": 388,
5050
"cts__design__violations": 0,
51-
"cts__route__wirelength__estimated": 88511.5,
51+
"cts__route__wirelength__estimated": 91242.7,
5252
"cts__timing__drv__hold_violation_count": 0,
5353
"cts__timing__drv__hold_violation_count__post_repair": 260,
5454
"cts__timing__drv__hold_violation_count__pre_repair": 260,
@@ -61,25 +61,25 @@
6161
"cts__timing__drv__max_fanout": 0,
6262
"cts__timing__drv__max_fanout__post_repair": 0,
6363
"cts__timing__drv__max_fanout__pre_repair": 0,
64-
"cts__timing__drv__max_fanout_limit": 1e+30,
65-
"cts__timing__drv__max_fanout_limit__post_repair": 1e+30,
66-
"cts__timing__drv__max_fanout_limit__pre_repair": 1e+30,
64+
"cts__timing__drv__max_fanout_limit": 0,
65+
"cts__timing__drv__max_fanout_limit__post_repair": 0,
66+
"cts__timing__drv__max_fanout_limit__pre_repair": 0,
6767
"cts__timing__drv__max_slew": 0,
6868
"cts__timing__drv__max_slew__post_repair": 0,
6969
"cts__timing__drv__max_slew__pre_repair": 0,
70-
"cts__timing__drv__max_slew_limit": 0.441886,
70+
"cts__timing__drv__max_slew_limit": 0.441885,
7171
"cts__timing__drv__max_slew_limit__post_repair": 0.396489,
7272
"cts__timing__drv__max_slew_limit__pre_repair": 0.396489,
73-
"cts__timing__drv__setup_violation_count": 226,
73+
"cts__timing__drv__setup_violation_count": 126,
7474
"cts__timing__drv__setup_violation_count__post_repair": 366,
7575
"cts__timing__drv__setup_violation_count__pre_repair": 366,
76-
"cts__timing__setup__tns": -3795.24,
76+
"cts__timing__setup__tns": -1899.22,
7777
"cts__timing__setup__tns__post_repair": -25805.1,
7878
"cts__timing__setup__tns__pre_repair": -25805.1,
79-
"cts__timing__setup__ws": -29.0257,
79+
"cts__timing__setup__ws": -31.3465,
8080
"cts__timing__setup__ws__post_repair": -154.554,
8181
"cts__timing__setup__ws__pre_repair": -154.554,
82-
"detailedplace__cpu__total": 16.93,
82+
"detailedplace__cpu__total": 14.73,
8383
"detailedplace__design__core__area": 5569.33,
8484
"detailedplace__design__die__area": 6214.96,
8585
"detailedplace__design__instance__area": 2496.66,
@@ -95,64 +95,64 @@
9595
"detailedplace__design__instance__utilization__stdcell": 0.448288,
9696
"detailedplace__design__io": 388,
9797
"detailedplace__design__violations": 0,
98-
"detailedplace__mem__peak": 299880.0,
98+
"detailedplace__mem__peak": 299476.0,
9999
"detailedplace__route__wirelength__estimated": 75406.6,
100-
"detailedplace__runtime__total": "0:17.11",
100+
"detailedplace__runtime__total": "0:14.87",
101101
"detailedplace__timing__drv__hold_violation_count": 0,
102102
"detailedplace__timing__drv__max_cap": 0,
103103
"detailedplace__timing__drv__max_cap_limit": 0.700653,
104104
"detailedplace__timing__drv__max_fanout": 0,
105-
"detailedplace__timing__drv__max_fanout_limit": 1e+30,
105+
"detailedplace__timing__drv__max_fanout_limit": 0,
106106
"detailedplace__timing__drv__max_slew": 0,
107107
"detailedplace__timing__drv__max_slew_limit": 0.396489,
108108
"detailedplace__timing__drv__setup_violation_count": 369,
109109
"detailedplace__timing__setup__tns": -25316.9,
110110
"detailedplace__timing__setup__ws": -150.58,
111111
"detailedroute__route__drc_errors": 0,
112-
"detailedroute__route__drc_errors__iter:1": 8077,
113-
"detailedroute__route__drc_errors__iter:2": 1028,
114-
"detailedroute__route__drc_errors__iter:3": 817,
115-
"detailedroute__route__drc_errors__iter:4": 6,
112+
"detailedroute__route__drc_errors__iter:1": 7947,
113+
"detailedroute__route__drc_errors__iter:2": 1068,
114+
"detailedroute__route__drc_errors__iter:3": 962,
115+
"detailedroute__route__drc_errors__iter:4": 1,
116116
"detailedroute__route__drc_errors__iter:5": 0,
117-
"detailedroute__route__net": 24914,
117+
"detailedroute__route__net": 25361,
118118
"detailedroute__route__net__special": 2,
119-
"detailedroute__route__vias": 221456,
119+
"detailedroute__route__vias": 224450,
120120
"detailedroute__route__vias__multicut": 0,
121-
"detailedroute__route__vias__singlecut": 221456,
122-
"detailedroute__route__wirelength": 105336,
123-
"detailedroute__route__wirelength__iter:1": 106179,
124-
"detailedroute__route__wirelength__iter:2": 105493,
125-
"detailedroute__route__wirelength__iter:3": 105338,
126-
"detailedroute__route__wirelength__iter:4": 105336,
127-
"detailedroute__route__wirelength__iter:5": 105336,
128-
"finish__clock__skew__hold": 19.5502,
129-
"finish__clock__skew__setup": 18.9955,
130-
"finish__cpu__total": 62.44,
121+
"detailedroute__route__vias__singlecut": 224450,
122+
"detailedroute__route__wirelength": 107241,
123+
"detailedroute__route__wirelength__iter:1": 108115,
124+
"detailedroute__route__wirelength__iter:2": 107446,
125+
"detailedroute__route__wirelength__iter:3": 107242,
126+
"detailedroute__route__wirelength__iter:4": 107241,
127+
"detailedroute__route__wirelength__iter:5": 107241,
128+
"finish__clock__skew__hold": 19.9168,
129+
"finish__clock__skew__setup": 19.4368,
130+
"finish__cpu__total": 55.55,
131131
"finish__design__core__area": 5569.33,
132132
"finish__design__die__area": 6214.96,
133-
"finish__design__instance__area": 2791.3,
133+
"finish__design__instance__area": 2844.24,
134134
"finish__design__instance__area__macros": 0,
135-
"finish__design__instance__area__stdcell": 2791.3,
136-
"finish__design__instance__count": 25479,
135+
"finish__design__instance__area__stdcell": 2844.24,
136+
"finish__design__instance__count": 25926,
137137
"finish__design__instance__count__macros": 0,
138-
"finish__design__instance__count__stdcell": 25479,
139-
"finish__design__instance__utilization": 0.501191,
140-
"finish__design__instance__utilization__stdcell": 0.501191,
138+
"finish__design__instance__count__stdcell": 25926,
139+
"finish__design__instance__utilization": 0.510697,
140+
"finish__design__instance__utilization__stdcell": 0.510697,
141141
"finish__design__io": 388,
142-
"finish__mem__peak": 1548184.0,
143-
"finish__runtime__total": "1:12.45",
142+
"finish__mem__peak": 1552044.0,
143+
"finish__runtime__total": "0:58.38",
144144
"finish__timing__drv__hold_violation_count": 1.0,
145145
"finish__timing__drv__max_cap": 0,
146-
"finish__timing__drv__max_cap_limit": 0.693306,
146+
"finish__timing__drv__max_cap_limit": 0.698712,
147147
"finish__timing__drv__max_fanout": 0,
148-
"finish__timing__drv__max_fanout_limit": 1e+30,
148+
"finish__timing__drv__max_fanout_limit": 0,
149149
"finish__timing__drv__max_slew": 0,
150-
"finish__timing__drv__max_slew_limit": 0.0976607,
151-
"finish__timing__drv__setup_violation_count": 1.0,
152-
"finish__timing__setup__tns": -82.9373,
153-
"finish__timing__setup__ws": -20.1109,
154-
"finish__timing__wns_percent_delay": -3.711696,
155-
"floorplan__cpu__total": 1.7,
150+
"finish__timing__drv__max_slew_limit": 0.209494,
151+
"finish__timing__drv__setup_violation_count": 0.0,
152+
"finish__timing__setup__tns": 0,
153+
"finish__timing__setup__ws": 0.702771,
154+
"finish__timing__wns_percent_delay": 0.136257,
155+
"floorplan__cpu__total": 1.61,
156156
"floorplan__design__core__area": 5569.33,
157157
"floorplan__design__die__area": 6214.96,
158158
"floorplan__design__instance__area": 2128.42,
@@ -164,11 +164,11 @@
164164
"floorplan__design__instance__utilization": 0.382168,
165165
"floorplan__design__instance__utilization__stdcell": 0.382168,
166166
"floorplan__design__io": 388,
167-
"floorplan__mem__peak": 212464.0,
168-
"floorplan__runtime__total": "0:01.78",
167+
"floorplan__mem__peak": 212676.0,
168+
"floorplan__runtime__total": "0:01.69",
169169
"floorplan__timing__setup__tns": -210064,
170170
"floorplan__timing__setup__ws": -1777.33,
171-
"globalplace__cpu__total": 12.73,
171+
"globalplace__cpu__total": 10.94,
172172
"globalplace__design__core__area": 5569.33,
173173
"globalplace__design__die__area": 6214.96,
174174
"globalplace__design__instance__area": 2152.62,
@@ -180,37 +180,37 @@
180180
"globalplace__design__instance__utilization": 0.386514,
181181
"globalplace__design__instance__utilization__stdcell": 0.386514,
182182
"globalplace__design__io": 388,
183-
"globalplace__mem__peak": 275760.0,
184-
"globalplace__runtime__total": "0:12.92",
183+
"globalplace__mem__peak": 275964.0,
184+
"globalplace__runtime__total": "0:11.06",
185185
"globalplace__timing__setup__tns": -452852,
186186
"globalplace__timing__setup__ws": -2978.32,
187187
"globalroute__antenna__violating__nets": 0,
188188
"globalroute__antenna__violating__pins": 0,
189-
"globalroute__clock__skew__hold": 14.7016,
190-
"globalroute__clock__skew__setup": 14.7016,
189+
"globalroute__clock__skew__hold": 14.5902,
190+
"globalroute__clock__skew__setup": 14.5902,
191191
"globalroute__design__core__area": 5569.33,
192192
"globalroute__design__die__area": 6214.96,
193-
"globalroute__design__instance__area": 2791.3,
193+
"globalroute__design__instance__area": 2844.24,
194194
"globalroute__design__instance__area__macros": 0,
195-
"globalroute__design__instance__area__stdcell": 2791.3,
196-
"globalroute__design__instance__count": 25479,
195+
"globalroute__design__instance__area__stdcell": 2844.24,
196+
"globalroute__design__instance__count": 25926,
197197
"globalroute__design__instance__count__macros": 0,
198-
"globalroute__design__instance__count__stdcell": 25479,
199-
"globalroute__design__instance__utilization": 0.501191,
200-
"globalroute__design__instance__utilization__stdcell": 0.501191,
198+
"globalroute__design__instance__count__stdcell": 25926,
199+
"globalroute__design__instance__utilization": 0.510697,
200+
"globalroute__design__instance__utilization__stdcell": 0.510697,
201201
"globalroute__design__io": 388,
202-
"globalroute__timing__clock__slack": -44.424,
202+
"globalroute__timing__clock__slack": -39.474,
203203
"globalroute__timing__drv__hold_violation_count": 0,
204204
"globalroute__timing__drv__max_cap": 0,
205205
"globalroute__timing__drv__max_cap_limit": 0.680997,
206206
"globalroute__timing__drv__max_fanout": 0,
207-
"globalroute__timing__drv__max_fanout_limit": 1e+30,
207+
"globalroute__timing__drv__max_fanout_limit": 0,
208208
"globalroute__timing__drv__max_slew": 0,
209-
"globalroute__timing__drv__max_slew_limit": 0.386537,
210-
"globalroute__timing__drv__setup_violation_count": 236,
211-
"globalroute__timing__setup__tns": -6188.42,
212-
"globalroute__timing__setup__ws": -44.4238,
213-
"placeopt__cpu__total": 12.73,
209+
"globalroute__timing__drv__max_slew_limit": 0.390278,
210+
"globalroute__timing__drv__setup_violation_count": 162,
211+
"globalroute__timing__setup__tns": -3410.05,
212+
"globalroute__timing__setup__ws": -39.4741,
213+
"placeopt__cpu__total": 10.94,
214214
"placeopt__design__core__area": 5569.33,
215215
"placeopt__design__core__area__pre_opt": 5569.33,
216216
"placeopt__design__die__area": 6214.96,
@@ -233,13 +233,13 @@
233233
"placeopt__design__instance__utilization__stdcell__pre_opt": 0.386514,
234234
"placeopt__design__io": 388,
235235
"placeopt__design__io__pre_opt": 388,
236-
"placeopt__mem__peak": 275760.0,
237-
"placeopt__runtime__total": "0:12.92",
236+
"placeopt__mem__peak": 275964.0,
237+
"placeopt__runtime__total": "0:11.06",
238238
"placeopt__timing__drv__hold_violation_count": 0,
239239
"placeopt__timing__drv__max_cap": 0,
240240
"placeopt__timing__drv__max_cap_limit": 0.702318,
241241
"placeopt__timing__drv__max_fanout": 0,
242-
"placeopt__timing__drv__max_fanout_limit": 1e+30,
242+
"placeopt__timing__drv__max_fanout_limit": 0,
243243
"placeopt__timing__drv__max_slew": 0,
244244
"placeopt__timing__drv__max_slew_limit": 0.402087,
245245
"placeopt__timing__drv__setup_violation_count": 370,
@@ -248,10 +248,10 @@
248248
"placeopt__timing__setup__ws": -149.852,
249249
"placeopt__timing__setup__ws__pre_opt": -2978.32,
250250
"run__flow__design": "aes",
251-
"run__flow__generate_date": "2023-05-03 14:48",
251+
"run__flow__generate_date": "2023-05-23 14:05",
252252
"run__flow__metrics_version": "Metrics_2.1.2",
253253
"run__flow__openroad_commit": "N/A",
254-
"run__flow__openroad_version": "20b907452e39910cc8500df794f4b9fd40f15431",
254+
"run__flow__openroad_version": "9a5b2cd65c34d6b6757c9a0a143370febc531e27",
255255
"run__flow__platform": "asap7",
256256
"run__flow__platform__capacitance_units": "1fF",
257257
"run__flow__platform__current_units": "1mA",
@@ -260,14 +260,14 @@
260260
"run__flow__platform__resistance_units": "1kohm",
261261
"run__flow__platform__time_units": "1ps",
262262
"run__flow__platform__voltage_units": "1v",
263-
"run__flow__platform_commit": "97cdf8ece51c4a70104a8514e464d2f751764439",
264-
"run__flow__scripts_commit": "97cdf8ece51c4a70104a8514e464d2f751764439",
265-
"run__flow__uuid": "fc92f0d5-6173-4cd3-bdfc-b69ecd913881",
263+
"run__flow__platform_commit": "6eabbdb002e75e5fc4204928914a1da820960d5c",
264+
"run__flow__scripts_commit": "6eabbdb002e75e5fc4204928914a1da820960d5c",
265+
"run__flow__uuid": "204d4eac-0127-486f-b360-8b51f9c2d8e3",
266266
"run__flow__variant": "base",
267-
"synth__cpu__total": 103.91,
267+
"synth__cpu__total": 92.77,
268268
"synth__design__instance__area__stdcell": 2240.12952,
269269
"synth__design__instance__count__stdcell": 22235.0,
270-
"synth__mem__peak": 714468.0,
271-
"synth__runtime__total": "1:45.34",
272-
"total_time": "0:03:42.520000"
270+
"synth__mem__peak": 704460.0,
271+
"synth__runtime__total": "1:33.90",
272+
"total_time": "0:03:10.960000"
273273
}

flow/designs/asap7/aes/rules-base.json

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -32,19 +32,19 @@
3232
"compare": ">="
3333
},
3434
"cts__design__instance__count__setup_buffer": {
35-
"value": 2365,
35+
"value": 2858,
3636
"compare": "<="
3737
},
3838
"cts__design__instance__count__hold_buffer": {
3939
"value": 1105,
4040
"compare": "<="
4141
},
4242
"globalroute__timing__clock__slack": {
43-
"value": -64.42,
43+
"value": -59.47,
4444
"compare": ">="
4545
},
4646
"globalroute__timing__setup__ws": {
47-
"value": -64.42,
47+
"value": -59.47,
4848
"compare": ">="
4949
},
5050
"detailedroute__route__wirelength": {
@@ -56,7 +56,7 @@
5656
"compare": "<="
5757
},
5858
"finish__timing__setup__ws": {
59-
"value": -29.9,
59+
"value": -19.29,
6060
"compare": ">="
6161
},
6262
"finish__design__instance__area": {

flow/designs/asap7/ibex/config.mk

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -14,4 +14,4 @@ export PLACE_DENSITY_LB_ADDON = 0.20
1414
export ENABLE_DPO = 0
1515

1616
export DFF_LIB_FILE = $($(CORNER)_DFF_LIB_FILE)
17-
export TNS_END_PERCENT ?= 100
17+
export TNS_END_PERCENT = 100

flow/designs/asap7/jpeg/config.mk

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -15,4 +15,4 @@ export PLACE_DENSITY = 0.60
1515

1616
export DFF_LIB_FILE = $($(CORNER)_DFF_LIB_FILE)
1717

18-
export TNS_END_PERCENT ?= 100
18+
export TNS_END_PERCENT = 100

flow/designs/asap7/jpeg_lvt/config.mk

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -23,4 +23,4 @@ export CORE_MARGIN = 2
2323
export PLACE_DENSITY = 0.60
2424

2525
export DFF_LIB_FILE = $($(CORNER)_DFF_LIB_FILE)
26-
export TNS_END_PERCENT ?= 100
26+
export TNS_END_PERCENT = 100

flow/designs/asap7/mock-array-big/config.mk

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -24,6 +24,6 @@ export MACRO_PLACEMENT_TCL = ./designs/asap7/mock-array-big/macro-placement.tcl
2424
export IO_CONSTRAINTS = designs/asap7/mock-array-big/io.tcl
2525

2626
export PDN_TCL = designs/asap7/mock-array-big/pdn.tcl
27-
export TNS_END_PERCENT ?= 100
27+
export TNS_END_PERCENT = 100
2828

2929
export PRIVATE_DIR=designs/asap7/mock-array-big

flow/designs/asap7/riscv32i/config.mk

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -21,4 +21,4 @@ export PLACE_PINS_ARGS = -exclude left:* -exclude right:* -exclude top:*
2121
export MACRO_PLACE_HALO = 3 3
2222
export MACRO_PLACE_CHANNEL = 6 6
2323
#
24-
export TNS_END_PERCENT ?= 100
24+
export TNS_END_PERCENT = 100

flow/designs/asap7/sha3/config.mk

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -11,4 +11,4 @@ export DIE_AREA = 0 0 90 90
1111
export CORE_AREA = 5.08 5.08 80 80
1212

1313
export DFF_LIB_FILE = $($(CORNER)_DFF_LIB_FILE)
14-
export TNS_END_PERCENT ?= 100
14+
export TNS_END_PERCENT = 100

flow/designs/asap7/swerv_wrapper/config.mk

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -32,3 +32,4 @@ export FASTROUTE_TCL = ./designs/$(PLATFORM)/swerv_wrapper/fastroute.tcl
3232
#Temporary until sta bug is fixed
3333
export PWR_NETS_VOLTAGES = ""
3434
export GND_NETS_VOLTAGES = ""
35+
export TNS_END_PERCENT = 100

0 commit comments

Comments
 (0)