Skip to content

Commit ff8a588

Browse files
committed
gf180/uart-blocks: correct PDN
In the subblock only provide pdn up to m4 so top level connections can happen on m5 Signed-off-by: Matt Liberty <[email protected]>
1 parent 976882e commit ff8a588

File tree

2 files changed

+25
-1
lines changed

2 files changed

+25
-1
lines changed

flow/designs/gf180/uart-blocks/uart_rx/config.mk

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -11,7 +11,7 @@ export CORE_ASPECT_RATIO = 1
1111
export CORE_MARGIN = 2
1212
export PLACE_DENSITY = 0.60
1313

14-
export PDN_TCL = $(DESIGN_HOME)/$(PLATFORM)/uart-blocks/BLOCKS_grid_strategy.tcl
14+
export PDN_TCL = $(DESIGN_HOME)/$(PLATFORM)/uart-blocks/uart_rx/pdn.tcl
1515

1616
export PLACE_PINS_ARGS = -exclude bottom:* -exclude top:* -exclude right:*
1717

Lines changed: 24 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,24 @@
1+
####################################
2+
# global connections
3+
####################################
4+
add_global_connection -net {VDD} -inst_pattern {.*} -pin_pattern {^VDD$} -power
5+
add_global_connection -net {VDD} -inst_pattern {.*} -pin_pattern {^VDDPE$}
6+
add_global_connection -net {VDD} -inst_pattern {.*} -pin_pattern {^VDDCE$}
7+
add_global_connection -net {VDD} -inst_pattern {.*} -pin_pattern {^VDDP$}
8+
add_global_connection -net {VDD} -inst_pattern {.*} -pin_pattern {^VDDC$}
9+
add_global_connection -net {VDD} -inst_pattern {.*} -pin_pattern {^VNW$}
10+
add_global_connection -net {VSS} -inst_pattern {.*} -pin_pattern {^VSS$} -ground
11+
add_global_connection -net {VSS} -inst_pattern {.*} -pin_pattern {^VSSE$}
12+
add_global_connection -net {VSS} -inst_pattern {.*} -pin_pattern {^VSSC$}
13+
add_global_connection -net {VSS} -inst_pattern {.*} -pin_pattern {^VPW$}
14+
####################################
15+
# voltage domains
16+
####################################
17+
set_voltage_domain -name {CORE} -power {VDD} -ground {VSS}
18+
####################################
19+
# standard cell grid
20+
####################################
21+
define_pdn_grid -name {block} -voltage_domains {CORE}
22+
add_pdn_stripe -grid {block} -layer {Metal1} -width {0.900} -pitch {5.040} -offset {0} -followpins
23+
add_pdn_stripe -grid {block} -layer {Metal4} -width {4.480} -spacing {0.56} -pitch {44.8} -offset {22.4}
24+
add_pdn_connect -grid {block} -layers {Metal1 Metal4}

0 commit comments

Comments
 (0)