Skip to content

Commit 1927011

Browse files
committed
update sta
Signed-off-by: Matt Liberty <[email protected]>
1 parent 4d5ad82 commit 1927011

File tree

2 files changed

+1
-46
lines changed

2 files changed

+1
-46
lines changed

src/dbSta/test/report_json1.ok

Lines changed: 0 additions & 45 deletions
Original file line numberDiff line numberDiff line change
@@ -6,51 +6,6 @@
66
[INFO ODB-0133] Created 10 nets and 20 connections.
77
{
88
"path": [
9-
{
10-
"instance": "",
11-
"cell": "reg1",
12-
"verilog_src": "",
13-
"pin": "clk",
14-
"x": 0.000100000,
15-
"y": 0.000033330,
16-
"arrival": 0.000e+00,
17-
"capacitance": 2.924e-15,
18-
"slew": 0.000e+00
19-
},
20-
{
21-
"instance": "c2",
22-
"cell": "BUF_X1",
23-
"verilog_src": "",
24-
"pin": "c2/A",
25-
"net": "clk",
26-
"x": 0.000200125,
27-
"y": 0.000100612,
28-
"arrival": 0.000e+00,
29-
"slew": 0.000e+00
30-
},
31-
{
32-
"instance": "c2",
33-
"cell": "BUF_X1",
34-
"verilog_src": "",
35-
"pin": "c2/Z",
36-
"net": "clk2",
37-
"x": 0.000200465,
38-
"y": 0.000100715,
39-
"arrival": 1.618e-11,
40-
"capacitance": 9.497e-16,
41-
"slew": 5.514e-12
42-
},
43-
{
44-
"instance": "r2",
45-
"cell": "DFF_X1",
46-
"verilog_src": "",
47-
"pin": "r2/CK",
48-
"net": "clk2",
49-
"x": 0.000201615,
50-
"y": 0.000100615,
51-
"arrival": 1.618e-11,
52-
"slew": 5.514e-12
53-
},
549
{
5510
"instance": "r2",
5611
"cell": "DFF_X1",

src/sta

Submodule sta updated 69 files

0 commit comments

Comments
 (0)