Skip to content

Commit 1d63e3c

Browse files
committed
test/orfs/asap7: add package
Signed-off-by: Øyvind Harboe <[email protected]>
1 parent 8981f86 commit 1d63e3c

File tree

11 files changed

+21
-22
lines changed

11 files changed

+21
-22
lines changed

test/orfs/asap7/BUILD

Lines changed: 11 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,11 @@
1+
filegroup(
2+
name = "asap7_files",
3+
srcs = [
4+
"asap7sc7p5t_AO_RVT_TT_201020.v",
5+
"asap7sc7p5t_INVBUF_RVT_TT_201020.v",
6+
"asap7sc7p5t_OA_RVT_TT_201020.v",
7+
"asap7sc7p5t_SIMPLE_RVT_TT_201020.v",
8+
"@docker_orfs//:OpenROAD-flow-scripts/flow/platforms/asap7/verilog/stdcell/dff.v",
9+
],
10+
visibility = ["//visibility:public"],
11+
)
File renamed without changes.
File renamed without changes.

test/orfs/mock-array/asap7/asap7sc7p5t_INVBUF_RVT_TT_201020.v renamed to test/orfs/asap7/asap7sc7p5t_INVBUF_RVT_TT_201020.v

File renamed without changes.
File renamed without changes.

test/orfs/mock-array/asap7/asap7sc7p5t_SIMPLE_RVT_TT_201020.v renamed to test/orfs/asap7/asap7sc7p5t_SIMPLE_RVT_TT_201020.v

File renamed without changes.

test/orfs/eqy-flow.bzl

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -4,7 +4,7 @@ This module defines the ORFS equivalence for orfs_flow() using EQY and OpenROAD.
44

55
load("@bazel-orfs//:eqy.bzl", "eqy_test")
66
load("@bazel-orfs//:openroad.bzl", "orfs_run")
7-
load("//test/orfs/mock-array:asap7.bzl", "ASAP7_REMOVE_CELLS")
7+
load("//test/orfs/asap7:asap7.bzl", "ASAP7_REMOVE_CELLS")
88

99
STAGES = [
1010
"source",
@@ -68,11 +68,11 @@ def eqy_flow_test(name, flow, verilog_files, module_top, other_verilog_files = [
6868
depth = 1,
6969
gate_verilog_files = [
7070
":{name}_{stage}_files".format(stage = STAGES[i + 1], name = name),
71-
"//test/orfs/mock-array:asap7_files",
71+
"//test/orfs/asap7:asap7_files",
7272
] + other_verilog_files,
7373
gold_verilog_files = [
7474
":{name}_{stage}_files".format(stage = STAGES[i], name = name),
75-
"//test/orfs/mock-array:asap7_files",
75+
"//test/orfs/asap7:asap7_files",
7676
] + other_verilog_files,
7777
module_top = module_top,
7878
**kwargs

test/orfs/mock-array/BUILD

Lines changed: 1 addition & 13 deletions
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
load("@bazel-orfs//:openroad.bzl", "orfs_run")
22
load("@bazel-orfs//toolchains/scala:chisel.bzl", "chisel_binary")
3-
load(":asap7.bzl", "ASAP7_REMOVE_CELLS")
3+
load("//test/orfs/asap7:asap7.bzl", "ASAP7_REMOVE_CELLS")
44
load(":mock-array.bzl", "config", "element", "mock_array", "verilog")
55

66
package(
@@ -139,15 +139,3 @@ orfs_run(
139139
"Element_4x4",
140140
]
141141
]
142-
143-
filegroup(
144-
name = "asap7_files",
145-
srcs = [
146-
"asap7/asap7sc7p5t_AO_RVT_TT_201020.v",
147-
"asap7/asap7sc7p5t_INVBUF_RVT_TT_201020.v",
148-
"asap7/asap7sc7p5t_OA_RVT_TT_201020.v",
149-
"asap7/asap7sc7p5t_SIMPLE_RVT_TT_201020.v",
150-
"@docker_orfs//:OpenROAD-flow-scripts/flow/platforms/asap7/verilog/stdcell/dff.v",
151-
],
152-
visibility = ["//visibility:public"],
153-
)

test/orfs/ram_8x7/BUILD

Lines changed: 5 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
load("@bazel-orfs//:eqy.bzl", "eqy_test")
22
load("@bazel-orfs//:openroad.bzl", "orfs_flow", "orfs_run")
3-
load("//test/orfs/mock-array:asap7.bzl", "ASAP7_REMOVE_CELLS")
3+
load("//test/orfs/asap7:asap7.bzl", "ASAP7_REMOVE_CELLS")
44
load(":sim.bzl", "sim_test")
55

66
package(
@@ -83,10 +83,10 @@ filegroup(
8383
depth = 1,
8484
gate_verilog_files = [
8585
":ram_8x7_{stage}_files".format(stage = STAGES[i + 1]),
86-
] + ([] if STAGES[i + 1] == "source" else ["//test/orfs/mock-array:asap7_files"]),
86+
] + ([] if STAGES[i + 1] == "source" else ["//test/orfs/asap7:asap7_files"]),
8787
gold_verilog_files = [
8888
":ram_8x7_{stage}_files".format(stage = STAGES[i]),
89-
] + ([] if STAGES[i] == "source" else ["//test/orfs/mock-array:asap7_files"]),
89+
] + ([] if STAGES[i] == "source" else ["//test/orfs/asap7:asap7_files"]),
9090
module_top = "ram_8x7",
9191
tags = ["manual"],
9292
) for i in range(len(STAGES) - 1)]
@@ -117,11 +117,11 @@ eqy_test(
117117
depth = 1,
118118
gate_verilog_files = [
119119
"bad.v",
120-
"//test/orfs/mock-array:asap7_files",
120+
"//test/orfs/asap7:asap7_files",
121121
],
122122
gold_verilog_files = [
123123
"good.v",
124-
"//test/orfs/mock-array:asap7_files",
124+
"//test/orfs/asap7:asap7_files",
125125
],
126126
module_top = "ram_8x7",
127127
tags = ["manual"],

0 commit comments

Comments
 (0)