Skip to content

Commit 816854e

Browse files
committed
test/orfs: silence eqy warnings with dummy content in empty stdcells
Signed-off-by: Øyvind Harboe <[email protected]>
1 parent 01bad2d commit 816854e

File tree

3 files changed

+43
-1
lines changed

3 files changed

+43
-1
lines changed

test/orfs/gcd/BUILD

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -36,6 +36,7 @@ STAGES = [
3636
"cts",
3737
"grt",
3838
"route",
39+
"final",
3940
]
4041

4142
[orfs_run(

test/orfs/mock-array/BUILD

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -129,8 +129,8 @@ filegroup(
129129
"asap7/asap7sc7p5t_INVBUF_RVT_TT_201020.v",
130130
"asap7/asap7sc7p5t_OA_RVT_TT_201020.v",
131131
"asap7/asap7sc7p5t_SIMPLE_RVT_TT_201020.v",
132+
"asap7/empty.v",
132133
"@docker_orfs//:OpenROAD-flow-scripts/flow/platforms/asap7/verilog/stdcell/dff.v",
133-
"@docker_orfs//:OpenROAD-flow-scripts/flow/platforms/asap7/verilog/stdcell/empty.v",
134134
],
135135
visibility = ["//visibility:public"],
136136
)

test/orfs/mock-array/asap7/empty.v

Lines changed: 41 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,41 @@
1+
// Used to silence warnings.
2+
module TAPCELL_ASAP7_75t_R ();
3+
// silence eqy
4+
wire dummy_wire;
5+
assign dummy_wire = 1'b0;
6+
endmodule
7+
module FILLERxp5_ASAP7_75t_R;
8+
// silence eqy
9+
wire dummy_wire;
10+
assign dummy_wire = 1'b0;
11+
endmodule
12+
module FILLER_ASAP7_75t_R ();
13+
// silence eqy
14+
wire dummy_wire;
15+
assign dummy_wire = 1'b0;
16+
endmodule
17+
module DECAPx1_ASAP7_75t_R ();
18+
// silence eqy
19+
wire dummy_wire;
20+
assign dummy_wire = 1'b0;
21+
endmodule
22+
module DECAPx2_ASAP7_75t_R ();
23+
// silence eqy
24+
wire dummy_wire;
25+
assign dummy_wire = 1'b0;
26+
endmodule
27+
module DECAPx4_ASAP7_75t_R ();
28+
// silence eqy
29+
wire dummy_wire;
30+
assign dummy_wire = 1'b0;
31+
endmodule
32+
module DECAPx6_ASAP7_75t_R ();
33+
// silence eqy
34+
wire dummy_wire;
35+
assign dummy_wire = 1'b0;
36+
endmodule
37+
module DECAPx10_ASAP7_75t_R ();
38+
// silence eqy
39+
wire dummy_wire;
40+
assign dummy_wire = 1'b0;
41+
endmodule

0 commit comments

Comments
 (0)