Skip to content

Commit a14acd6

Browse files
committed
cts: do load/slew combinations only once for pure wire topologies
Signed-off-by: arthurjolo <[email protected]>
1 parent 880eac0 commit a14acd6

File tree

1 file changed

+0
-3
lines changed

1 file changed

+0
-3
lines changed

src/cts/src/TechChar.cpp

Lines changed: 0 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -1042,9 +1042,6 @@ std::vector<TechChar::SolutionData> TechChar::createPatterns(
10421042
// Updates the topology with the output port, old new, possible instances
10431043
// and other attributes.
10441044
topology.outPort = outPortPin;
1045-
if (isPureWire) {
1046-
topology.instVector.push_back(nullptr);
1047-
}
10481045
topology.isPureWire = isPureWire;
10491046
topology.netVector.push_back(net);
10501047
topology.nodesWithoutBufVector.push_back(nodesWithoutBuf);

0 commit comments

Comments
 (0)