Skip to content

Commit a4aae04

Browse files
committed
test/orfs/gcd: command line adjustable clock period
First build: bazelisk build test/orfs/gcd:gcd_synth Observe that clock period is picked up from variable and written out by write_sdc after synthesis, hence no further dependency on ABC_CLOCK_PERIOD_IN_PS variable: $ grep create_clock $(bazelisk info bazel-bin)/test/orfs/gcd/results/asap7/gcd/base/1_synth.sdc create_clock -name core_clock -period 310.0010 [get_ports {clk}] Signed-off-by: Øyvind Harboe <[email protected]>
1 parent c71fb38 commit a4aae04

File tree

2 files changed

+4
-1
lines changed

2 files changed

+4
-1
lines changed

test/orfs/gcd/BUILD

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -12,6 +12,9 @@ orfs_flow(
1212
"DIE_AREA": "0 0 16.2 16.2",
1313
"PLACE_DENSITY": "0.35",
1414
"OPENROAD_HIERARCHICAL": "1",
15+
# Demonstrate clock period specified in arguments, useful
16+
# for Optuna scripts.
17+
"ABC_CLOCK_PERIOD_IN_PS": "310.001",
1518
},
1619
sources = {
1720
"RULES_JSON": [":rules-base.json"],

test/orfs/gcd/constraint.sdc

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -2,7 +2,7 @@ current_design gcd
22

33
set clk_name core_clock
44
set clk_port_name clk
5-
set clk_period 310
5+
set clk_period $::env(ABC_CLOCK_PERIOD_IN_PS)
66
set clk_io_pct 0.2
77

88
set clk_port [get_ports $clk_port_name]

0 commit comments

Comments
 (0)