Skip to content

Commit cd030ca

Browse files
authored
Merge pull request #8215 from eder-matheus/grt_via_res
grt: add resistance for vias below min routing layer
2 parents dc82edd + ed3f4fd commit cd030ca

File tree

3 files changed

+18618
-12918
lines changed

3 files changed

+18618
-12918
lines changed

src/est/src/MakeWireParasitics.cpp

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -171,7 +171,7 @@ void MakeWireParasitics::makeRouteParasitics(
171171
const int wire_length_dbu = segment.length();
172172

173173
const int init_layer = segment.init_layer;
174-
bool is_valid_layer = init_layer >= min_routing_layer;
174+
bool is_valid_layer = init_layer >= min_routing_layer || segment.isVia();
175175
sta::ParasiticNode* n1 = is_valid_layer
176176
? ensureParasiticNode(segment.init_x,
177177
segment.init_y,
@@ -182,7 +182,7 @@ void MakeWireParasitics::makeRouteParasitics(
182182
: nullptr;
183183

184184
const int final_layer = segment.final_layer;
185-
is_valid_layer = final_layer >= min_routing_layer;
185+
is_valid_layer = final_layer >= min_routing_layer || segment.isVia();
186186
sta::ParasiticNode* n2 = is_valid_layer
187187
? ensureParasiticNode(segment.final_x,
188188
segment.final_y,

0 commit comments

Comments
 (0)