We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent d0b56f8 commit 586ceb9Copy full SHA for 586ceb9
.travis.yml
@@ -1,4 +1,4 @@
1
-dist: bionic
+dist: focal
2
language: node_js
3
node_js: "stable"
4
env:
README.md
@@ -219,7 +219,7 @@ Marcus Lindholm · SVG graphic design help
219
220
[ico-travisci]: images/passed.svg
221
222
-[link-travisci]: https://travis-ci.com/TimRudy/ice-chips-verilog "See the latest build and test report"
+[link-travisci]: https://app.travis-ci.com/github/TimRudy/ice-chips-verilog "See the latest build and test report"
223
[link-icestudio]: https://icestudio.io
224
[link-icestudiob]: https://github.com/FPGAwars/icestudio-blocks/wiki
225
[link-openfpgat]: https://github.com/Obijuan/open-fpga-verilog-tutorial/wiki
0 commit comments