Skip to content

Commit fc872ff

Browse files
committed
fix x86 settings text and use proper raw string marker
1 parent c42efff commit fc872ff

File tree

1 file changed

+9
-9
lines changed

1 file changed

+9
-9
lines changed

arch/x86/arch_x86.cpp

Lines changed: 9 additions & 9 deletions
Original file line numberDiff line numberDiff line change
@@ -4761,39 +4761,39 @@ static void InitX86Settings()
47614761
{
47624762
Ref<Settings> settings = Settings::Instance();
47634763
settings->RegisterSetting("arch.x86.disassembly.syntax",
4764-
R"({
4764+
R"~({
47654765
"title" : "x86 Disassembly Syntax",
47664766
"type" : "string",
47674767
"default" : "BN_INTEL",
47684768
"aliases" : ["arch.x86.disassemblyFlavor"],
47694769
"description" : "Specify disassembly syntax for the x86/x86_64 architectures.",
47704770
"enum" : ["BN_INTEL", "INTEL", "AT&T"],
47714771
"enumDescriptions" : [
4772-
"Sets the disassembly syntax to a simplified Intel format. (TBD) ",
4773-
"Sets the disassembly syntax to Intel format. (Destination on the left) ",
4774-
"Sets the disassembly syntax to AT&T format. (Destination on the right) "],
4772+
"Sets the disassembly syntax to a simplified Intel format.",
4773+
"Sets the disassembly syntax to Intel format. (Destination on the left)",
4774+
"Sets the disassembly syntax to AT&T format. (Destination on the right)"],
47754775
"ignore" : ["SettingsProjectScope", "SettingsResourceScope"]
4776-
})");
4776+
})~");
47774777

47784778
settings->RegisterSetting("arch.x86.disassembly.separator",
4779-
R"({
4779+
R"~({
47804780
"title" : "x86 Disassembly Separator",
47814781
"type" : "string",
47824782
"default" : ", ",
47834783
"aliases" : ["arch.x86.disassemblySeperator", "arch.x86.disassemblySeparator"],
47844784
"description" : "Specify the token separator between operands.",
47854785
"ignore" : ["SettingsProjectScope", "SettingsResourceScope"]
4786-
})");
4786+
})~");
47874787

47884788
settings->RegisterSetting("arch.x86.disassembly.lowercase",
4789-
R"({
4789+
R"~({
47904790
"title" : "x86 Disassembly Case",
47914791
"type" : "boolean",
47924792
"default" : true,
47934793
"aliases" : ["arch.x86.disassemblyLowercase"],
47944794
"description" : "Specify the case for opcodes, operands, and registers.",
47954795
"ignore" : ["SettingsProjectScope", "SettingsResourceScope"]
4796-
})");
4796+
})~");
47974797
}
47984798

47994799

0 commit comments

Comments
 (0)