Skip to content

Commit 3de811e

Browse files
Bhaskar VishnuVardhan ChebroluGitHub Enterprise
authored andcommitted
details.rst for validate designs
1 parent 3fcc0a7 commit 3de811e

File tree

5 files changed

+51
-11
lines changed

5 files changed

+51
-11
lines changed

validate/bandwidth_test/details.md

Lines changed: 0 additions & 6 deletions
This file was deleted.
Lines changed: 24 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,24 @@
1+
Bandwidth Test (C)
2+
===================
3+
4+
This example contains bandwidth test kernels to validate FPGA DDR.
5+
6+
Extracting Memory Information and generate cfg file:
7+
8+
- Platforminfo -j (path to xpfm) > platform_info.json
9+
- From the platform_info.json file we pick the memory info
10+
- Generate the meta data related to Memory Banks(DDR/HBM/HOST) to platform_bandwidth.cfg file
11+
12+
13+
Using the ``sp`` option in the platform_bandwidth.cfg file AXI-Master Port is connected to the IP:
14+
15+
::
16+
17+
sp=bandwidth_1.input:DDR[0]
18+
sp=bandwidth_1.output:DDR[0]
19+
sp=bandwidth_2.input:DDR[1]
20+
sp=bandwidth_2.output:DDR[1]
21+
sp=bandwidth_3.input:DDR[2]
22+
sp=bandwidth_3.output:DDR[2]
23+
sp=bandwidth_4.input:DDR[3]
24+
sp=bandwidth_4.output:DDR[3]
Lines changed: 23 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,23 @@
1+
Slave Bridge Test(C)
2+
=========================
3+
4+
This design is created to validate direct host memory access from kernel using slave bridge.
5+
6+
The host allocates a buffer into specific host-only buffer using ``XCL_MEM_EXT_HOST_ONLY``. The ``cl_mem_ext_ptr`` object needs to be used in cases where memory assignment is done by user explicitly:
7+
8+
.. code:: cpp
9+
10+
cl_mem_ext_ptr_t input_buffer_ext;
11+
input_buffer_ext.flags = XCL_MEM_EXT_HOST_ONLY;
12+
input_buffer_ext.obj = NULL;
13+
input_buffer_ext.param = 0;
14+
15+
OCL_CHECK(err, input_buffer[i] = new cl::Buffer(context, CL_MEM_READ_WRITE | CL_MEM_EXT_PTR_XILINX, vector_size_bytes,
16+
&input_buffer_ext, &err));
17+
18+
Using the ``sp`` option in the platform_slavebridge.cfg file, AXI-Master Port is connected to the Slave-Bridge IP:
19+
20+
::
21+
22+
sp=slavebridge_1.input:HOST[0]
23+
sp=slavebridge_1.output:HOST[0]

validate/verify_test/details.md

Lines changed: 0 additions & 5 deletions
This file was deleted.

validate/verify_test/details.rst

Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,4 @@
1+
Validate Kernel (C)
2+
================================
3+
4+
This is an extremely simple HLS C Kernel and accompanying host code to verify that the platform has basic functionality. It will make a call to the kernel with an empty global buffer. The kernel will then write the string of characters "Hello World\n\0" into the buffer and return. The host will copy this buffer locally and then print out the resulting buffer contents.

0 commit comments

Comments
 (0)