Skip to content

Commit bececad

Browse files
virata-xilinxvirata-xilinx
committed
Correcting files
1 parent fb34eb5 commit bececad

File tree

20 files changed

+899
-540
lines changed

20 files changed

+899
-540
lines changed

‎cpp_kernels/gmem_2banks/hls_config.tcl‎

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1 @@
1+
config_interface -m_axi_auto_max_ports=true

‎cpp_kernels/kernel_global_bandwidth/hls_config.tcl‎

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,2 @@
1+
config_interface -m_axi_auto_max_ports=true
2+

‎cpp_kernels/loop_reorder/hls_config.tcl‎

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1 @@
1+
config_rtl -mult_keep_attribute=true

‎cpp_kernels/port_width_widening/hls_config.tcl‎

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,2 @@
1+
config_interface -m_axi_max_widen_bitwidth 256
2+

0 commit comments

Comments
 (0)