Skip to content

Commit b1ac10e

Browse files
Martien de Jongmartien-de-jong
authored andcommitted
[AIE] Spelling in comment
1 parent 30cd234 commit b1ac10e

File tree

1 file changed

+17
-17
lines changed

1 file changed

+17
-17
lines changed

llvm/lib/Target/AIE/AIEPostPipeliner.h

Lines changed: 17 additions & 17 deletions
Original file line numberDiff line numberDiff line change
@@ -179,40 +179,40 @@ class PostPipeliner {
179179
ScheduleInfo Info;
180180
int MinLength;
181181

182-
/// The length of the longest circuit in the graph
182+
/// The length of the longest circuit in the graph.
183183
int RecMII = 0;
184184

185-
// The scoreboard and its depth
185+
// The scoreboard and its depth.
186186
ResourceScoreboard<FuncUnitWrapper> Scoreboard;
187187
int Depth;
188188

189-
/// The minimum tripcount, read from the pragma, or from an LC initialization
189+
/// The minimum tripcount, read from the pragma, or from an LC initialization.
190190
int MinTripCount = 0;
191191

192-
/// The Preheader of the loop
192+
/// The Preheader of the loop.
193193
MachineBasicBlock *Preheader = nullptr;
194194

195-
// The instruction defining the tripcount
195+
/// The instruction defining the tripcount.
196196
MachineInstr *TripCountDef = nullptr;
197197

198-
// Basic modulo scheduling parameters
198+
/// Basic modulo scheduling parameters.
199199
int NInstr;
200200
int NCopies;
201201
int II = 1;
202202
int NStages = 0;
203203

204204
/// Place SU in cycle Cycle; update Earliest of successors and Latest
205-
/// of predecessors
205+
/// of predecessors.
206206
void scheduleNode(SUnit &SU, int Cycle, PostPipelinerStrategy &Strategy);
207207

208208
/// Computes the stage in which each instruction runs and check the resulting
209-
/// stage count against MinIterCount and the number of copies in the DAG
209+
/// stage count against MinIterCount and the number of copies in the DAG.
210210
/// Returns true if these checks indicate that the schedule can be implmented.
211211
bool checkStages();
212212

213213
// return the first Cycle: Earliest <= Cycle < Earliest+NTries where MI fits
214214
// in the scoreboard, -1 if it doesn't fit. The insertion point is taken
215-
// module II.
215+
// modulo II.
216216
int fit(MachineInstr *MI, int Earliest, int NTries, int II);
217217

218218
/// Provide some look ahead by seeing the effect of the first iteration
@@ -225,29 +225,29 @@ class PostPipeliner {
225225
bool computeBackward();
226226
void computeRecMII();
227227

228-
// Given Earliest and Latest of each node in the first iteration,
229-
// compute the smallest length of the linear schedule that is feasible.
230-
// this length will be a multiple of the InitiationInterval
228+
/// Given Earliest and Latest of each node in the first iteration,
229+
/// compute the smallest length of the linear schedule that is feasible.
230+
/// this length will be a multiple of the InitiationInterval.
231231
int computeMinScheduleLength() const;
232232

233233
/// Try all heuristics, stop at the first that fits the II
234234
/// If it returns true, a valid schedule is laid down in Info.
235235
bool tryHeuristics();
236236

237237
/// Find the first available unscheduled instruction with the highest
238-
/// priority
238+
/// priority.
239239
int mostUrgent(PostPipelinerStrategy &Strategy);
240240

241241
/// Schedule the original instructions, taking the modulo scoreboard
242-
/// into account
242+
/// into account.
243243
bool scheduleFirstIteration(PostPipelinerStrategy &Strategy);
244244

245245
/// Check that all copied instructions can run in the same modulo cycle
246246
bool scheduleOtherIterations(PostPipelinerStrategy &Strategy);
247247

248248
/// Reset dynamic scheduling data.
249249
/// If FullReset is set, also reset information collected from earlier
250-
/// data mining scheduling rounds
250+
/// data mining scheduling rounds.
251251
void resetSchedule(bool FullReset);
252252

253253
public:
@@ -262,11 +262,11 @@ class PostPipeliner {
262262
int getResMII(MachineBasicBlock &LoopBlock);
263263

264264
// Schedule using the given InitiationInterval. Return true when successful.
265-
// In that case calls to the query methods below are legitimate
265+
// In that case calls to the query methods below are legitimate.
266266
bool schedule(ScheduleDAGMI &DAG, int InitiationInterval,
267267
MachineOptimizationRemarkEmitter &More);
268268

269-
// quick query for the stage count
269+
// Quick query for the stage count.
270270
int getStageCount() { return NStages; }
271271

272272
// After scheduling, interpret the results and call the appropriate methods

0 commit comments

Comments
 (0)