Skip to content

Commit 0d8c211

Browse files
committed
rtlil: remove textual RTLIL reference tests for ease of maintenance
1 parent 85bcdee commit 0d8c211

File tree

3 files changed

+0
-1485
lines changed

3 files changed

+0
-1485
lines changed

tests/rtlil/roundtrip-text.ref.il

Lines changed: 0 additions & 283 deletions
This file was deleted.

tests/rtlil/roundtrip-text.sh

Lines changed: 0 additions & 8 deletions
Original file line numberDiff line numberDiff line change
@@ -17,7 +17,6 @@ remove_empty_lines temp/roundtrip-text.write.il
1717
# Trim first line ("Generated by Yosys ...")
1818
tail -n +2 temp/roundtrip-text.write.il > temp/roundtrip-text.write-nogen.il
1919
diff temp/roundtrip-text.dump.il temp/roundtrip-text.write-nogen.il
20-
diff temp/roundtrip-text.dump.il roundtrip-text.ref.il
2120

2221
# Loading and writing it out again doesn't change the RTLIL
2322
$YS -p "read_rtlil temp/roundtrip-text.dump.il; write_rtlil temp/roundtrip-text.reload.il"
@@ -30,10 +29,3 @@ $YS --hash-seed=2345678 -p "read_rtlil temp/roundtrip-text.dump.il; write_rtlil
3029
remove_empty_lines temp/roundtrip-text.reload-hash.il
3130
tail -n +2 temp/roundtrip-text.reload-hash.il > temp/roundtrip-text.reload-hash-nogen.il
3231
diff temp/roundtrip-text.dump.il temp/roundtrip-text.reload-hash-nogen.il
33-
34-
echo "Without ABC, we don't get any irreproducibility and can pin that"
35-
echo "Has this test case started failing for you? Consider updating the reference"
36-
$YS -p "read_verilog -sv everything.v; synth -relativeshare -noabc; write_rtlil temp/roundtrip-text.synth.il"
37-
remove_empty_lines temp/roundtrip-text.synth.il
38-
tail -n +2 temp/roundtrip-text.synth.il > temp/roundtrip-text.synth-nogen.il
39-
diff temp/roundtrip-text.synth-nogen.il roundtrip-text.synth.ref.il

0 commit comments

Comments
 (0)