@@ -470,8 +470,14 @@ const NAME_TO_EVENT = Dict(
470
470
# hardware cache events
471
471
" L1-dcache-load-misses" => EventType (:cache , :L1_data , :read , :miss ),
472
472
" L1-dcache-loads" => EventType (:cache , :L1_data , :read , :access ),
473
+ " L1-dcache-store-misses" => EventType (:cache , :L1_data , :write , :miss ),
474
+ " L1-dcache-stores" => EventType (:cache , :L1_data , :write , :access ),
473
475
" L1-icache-load-misses" => EventType (:cache , :L1_insn , :read , :miss ),
474
476
" L1-icache-loads" => EventType (:cache , :L1_insn , :read , :access ),
477
+ " LLC-load-misses" => EventType (:cache , :LLC , :read , :miss ),
478
+ " LLC-loads" => EventType (:cache , :LLC , :read , :access ),
479
+ " LLC-store-misses" => EventType (:cache , :LLC , :write , :miss ),
480
+ " LLC-stores" => EventType (:cache , :LLC , :write , :access ),
475
481
" dTLB-load-misses" => EventType (:cache , :TLB_data , :read , :miss ),
476
482
" dTLB-loads" => EventType (:cache , :TLB_data , :read , :access ),
477
483
" iTLB-load-misses" => EventType (:cache , :TLB_insn , :read , :miss ),
0 commit comments