README.md

Odd Counter

Design and verify an 8-bit odd counter

Interface Definition

Note

• Counter should reset to a value of 8'h1
• Counter should increment by 2 on every cycle

The module should have the following interface:

module Odd_Counter
    input     wire        clk,
    input     wire        reset,

    output    logic[7:0]  cnt_o